

\$4. W.S.

Please acknowledge receipt of the following by affixing hereon the Patent and

Trademark Office date stamp and returning this card to our office:

Applicant: Adrian P. Wise et al.

Attorney Richard Stokey, Esq.

Serial No.: 09/770,157

Docket No.: 94100412(EP)USC1X1C1D1 PDDD

Confirmation No. 8565 Filed: January 26, 2001


For: MULTISTANDARD VIDEO DECODER AND DECOMPRESSION SYSTEM FOR PROCESSING ENCODED BIT STREAMS INCLUDING RT CODE DETECTION

AND METHODS RELATING THERETO

- Transmittal Form;
- 2 Fee Transmittal;
- 3 Amendment Transmittal;
- Amendment (Page 1 16); 4.
- Terminal Disclaimer to Obviate Patenting Rejection Over A Prior Patent; 5.

10.

- Replacement Sheets, Specification Pgs. 36 50; 6. Replacement Sheets, Tables A.11, A.14 and A.17;
- 7. Resubmitting Foreign Patent/Published Foreign Patent Applications and Other 8. Documents as mentioned in the IDS filed on 1/26/01 and per Office Communication dated 6/30/03;
- 9. Cover Letter;
- Pre-Paid Postcard, Control No. 5DZS7N and 10.
- Certificate of Express Mail No. CD19299326KUS, dated September 24, 2003. 11.



DOCKETED



September 24, 2003

VIA EXPESS MAIL

Mail Stop Non-Fee Amendment Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450



CUSTOMER NUMBER 22887
PATENT TRADEMARK OFFIC

Re:

U.S. Application No.: 09/770,157

Filed: January 26, 2001 Confirmation No. 8565

Entitled: MULTISTANDARD VIDEO DECODER AND DECOMPRESSION SYSTEM FOR PROCESSING ENCODED BIT STREAMS INCLUDING START

CODE DETECTION AND METHODS RELATING THERETO

Inventor(s): Adrian P. Wise et al.

Our File No.: 94100412(EP)USC1X1C1D1 PDDD

Dear Sir:

Enclosed for filing in the above-referenced patent are the following documents:

- 1. Transmittal Form;
- 2. Fee Transmittal:
- Amendment Transmittal;
- 4. Amendment (Page 1 16);
- 5. Terminal Disclaimer to Obviate Patenting Rejection Over A Prior Patent;
- 6. Replacement Sheets, Specification Pgs. 36 50;
- 7. Replacement Sheets, Tables A.11, A.14 and A.17,
- 8. Resubmitting Foreign Patent/Published Foreign Patent Applications and Other Documents as mentioned in the IDS filed on 1/26/01 and per Office Communication dated 6/30/03;
- 9. Cover Letter:
- 10. Pre-Paid Postcard, Control No. 5DZS7N, and
- 11. Certificate of Express Mail No. CD19299326KUS, dated September 24, 2003.

Please indicate on the enclosed postcard the date of receipt of the enclosed materials and mail this pre-paid postcard to acknowledge receipt of this transmittal.

Very truly yours,

DISCOVISION ASSOCIATES

Richard Stokey

Patent Prosecution Attorney

INTELLECTUAL PROPERTY DEVELOPMENT

CD 19299326 KUS 9/24/03
Express Mail Label Number Date of Deposit

MAIL UNDER 37 C.F.R. § 1.10

FILING OF CORRESPONDENCE BY EXPRESS

RS:cs

Enclosures

P:\ABG\PPD\PDD\941004--\(EP)US\C1X\C1\D1\ptocvrltr_I03.doc

PTO/SB/21 (05-03)
Approved foرائے through 04/30/2003. OMB 0651-0031
U.S. Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

		Application Numb	per 0	09/770,157		
TRANS	MITTAL	Filing Date	J	anuary 26, 2001		
FOI	RM	First Named Inve	ntor A	Adrian P. Wise, et al.		
(to be used for all corres	pondence after initial filing)	Art Unit	2	154		
		Examiner Name	Γ	Oustin Nguyen		
Total Number of Page	s in This Submission	Attorney Docket N	umber 9	4100412(EP)USCIXICIDI PDDD		
	ENCLOS	URES (check	all that	арріу)		
Fee Transmittal Form Fee Attached Amendment / Reply After Final Affidavits/declarat Extension of Time Reque Express Abandonment R Information Disclosure S Certified Copy of Priority Document(s) Response to Missing Par Incomplete Application Response to Missi under 37 CFR 1.52	Petition Petition to Provision Power of Change	s) g-related Papers o Convert to a nal Application Attorney, Revocation f Correspondence Add I Disclaimer t for Refund mber of CD(s)		After Allowance Communication to Group Appeal Communication to Board of Appeals and Interferences Appeal Communication to Group (Appeal Notice, Brief, Reply Brief) Proprietary Information Status Letter Other Enclosure(s) (please identify below): Cover Letter, and Certificate of Express Mail.		
	SIGNATURE OF APP	LICANT, ATTOR	NEY, O	RAGENT		
01	SCOVISION ASSOCIAT 55 Main Street, Suite 200,		-	·		
Signature	y			·		
Date	tember 24, 2003					
	CERTIFICA	ATE OF TRANSMIS	SION /	MAILING		
I hareby certify that this correspondence first class mail in an envelope addressed				d States Postal Service with sufficient postage the date shown below.		
Typed or printed name	Callern, A. Smothers					
Signature	Velad Gustan		Date	September 24, 2003		

This collection of information is required by 37 CFR 1.5. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 12 minutes to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

AMENDMENT TRANSMITTAL LETTER

Attorney Docket No. 94100412(EP)USC1X1C1D1 PDDD

Confirmation No.: 8565

SERIAL NO. 09/770,157	FILING DATE 1/26/2001	EXAMINER Dustin Nguyen	Group Art Unit 2154
INVENTION: MULTISTANDARD VIDEO I		SSION SYSTEM FOR PROCESSIN	G ENCODED BIT STREAMS INCLUDING

TO THE COMMISSIONER OF PATENTS:

Transmitted herewith is an amendment in the above-identified application. The fee has been calculated as shown below.

CLAIMS	AS	AMENDED
	$\neg \circ$	AIVIL 11DED

Large Entity

(1)	(2) Claims Remaining After Amendment	(3)	(4) Highest No. Previously Paid for		(5) No. of Extra Claims Present	(6) RATE			(8) ADDITIONAL FEE	
Total Claims	* 29	Minus	**	29	=	0	X \$18	1202	= (0
Indep. Claims	4	Minus	***	4	=	0	X \$84	1201	= (0
Multiple Dep. Claims		Minus					\$280	1203	=	

TOTAL ADDITIONAL FEE FOR THIS AMENDMENT

\$

0

If the entry in column 2 is	less than the entr	y in column 4, write "0"	in column 5.
-----------------------------	--------------------	--------------------------	--------------

- *** If the "Highest Number Previously Paid For" IN THIS SPACE is less than 3, write "3" in this space.
- () No additional fee is required.

() A check in amount of \$_____.00 is attached.

- (X) Please charge any additional fees or credit overpayment to Deposit Account No. 04-1175. The Commissioner is hereby authorized to charge payment of the following fees during the pendency of this application or credit any overpayment to Deposit Account No. 04-1175.
 - (X) Any patent application processing fees under 37 CFR 1.17.
 - (X) Any filing fees under 37 CFR 1.16 for presentation of extra claims.

Date: Sept. 24,2003

Richard J. Stokey

Registration No. 40,383

DISCOVISION ASSOCIATES

INTELLECTUAL PROPERTY DEVELOPMENT

P.O. Box 19616 - Irvine, California 92623

Phone: (949) 660-5000

^{**} If the "Highest Number Previously Paid For" IN THIS SPACE is less than 20, write "20" in this space.



94100412(EP)USC1X1C1D1 PDDD

USSN: 09/770,157

PATENT Art Group: 2154

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re the Application of:

Adrian P. Wise et al.

Filed: January 26, 2001

Serial No.: 09/770,157

MULTISTANDARD VIDEO For:

DECODER AND

DECOMPRESSION SYSTEM

FOR PROCESSING

ENCODED BIT STREAMS INCLUDING START CODE

DETECTION AND METHODS

RELATING THERETO

Confirmation No. 8565

Art Unit: 2154

Examiner: Dustin Nguyen

Attorney Docket No.

94100412(EP)USC1X1C1D1

PDDD

AMENDMENT

Mail Stop Non-Fee Amendment Commissioner for Patents PO Box 1450 Alexandria, VA 22313-1450

Sir:

FILING OF CORRESPONDENCE BY EXPRESS MAIL UNDER 37 C.F.R. § 1.10

CD 19299326 KUS

Express Mail Label Number Date of Deposit

In response to the outstanding Office Action of June 30, 2003, please amend the aboveidentified patent application as follows:



94100412(EP)USC1X1C1D1 PDDD USSN: 09/770,157 PATENT Art Group: 2154

Amendments to the Specification

Please replace the Abstract of page 675 with the new Abstract which is submitted herein on a separate piece of paper as required by 37 CFR 1.72.

Please replace the paragraph beginning on page 1, lines 2-8, with the following rewritten paragraph:

CROSS REFERENCE TO RELATED APPLICATIONS

This application is a divisional of U.S. Serial No. 09/307, 239 filed October 7, 1997, issued as U.S. Patent No. 6,330,666, which is a continuation of U.S. Ser. No. 08/400,397 filed Mar. 7, 1995 now abandoned, which is Continuation-In-Part of U.S. Ser. No. 08/382,958 filed Feb. 2, 1995, now abandoned, which is a continuation of U.S. Ser. No. 08/082,291 filed Jun. 24, 1993, now abandoned.

Please replace the paragraph from page 17, line 9 to page 17, line 12 with the following rewritten paragraph:

Figures. 3a(1), 3a(2), 3b(1) and 3b(2) 3A-1, 3A-2, 3B-1 and 3B-2 illustrate the control of data transfer between stages of a preferred embodiment of a pipeline using a two-wire interface and a multi-phase clock;

Please replace pages 36-50 of the specification with the enclosed pages 36-50.

Please replace pages 256-263 of the specification with the enclosed pages 256-263.

Please replace page 270 of the specification with the enclosed page 270.

94100412(EP)USC1X1C1D1 PDDD

USSN: 09/770,157



Art Group: 2154

Please replace pages 290-293 of the specification with the enclosed pages 290-293.

Please replace pages 295-303 of the specification with the enclosed pages 295-303.

Please replace page 305 of the specification with the enclosed page 305.

Please replace pages 307-311 of the specification with the enclosed pages 307-311.

Please replace pages 316-321 of the specification with the enclosed pages 316-321.

Please replace pages 338 - 347 of the specification with the enclosed pages 338 -

347.

COPY

PATENT Art Group: 2154

94100412(EP)USC1X1C1D1 PDDD USSN: 09/770,157

Amendments to the Claims

This listing of claims will replace all prior versions, and listings, of claims in the application:

Listing of Claims:

1. (ORIGINAL) An apparatus for decompressing video data, comprising:

a start code detector to convert a portion of a stream of video data into a stream of data tokens in response to detecting a start code sequence in said stream of video data; and

a pipeline having stages and being capable of decoding video data, the start code detector being coupled to send the data tokens to the pipeline.

- 2. (CURRENTLY AMENDED) The apparatus of claim 1, wherein a plurality of the stages of said pipeline have operating modes responsive to [the] <u>a</u> format of said tokens.
- 3. (ORIGINAL) The apparatus of claim 1, further comprising an inserter of search mode tokens to transmit search mode tokens into the stream of video data.
- 4. (ORIGINAL) The apparatus of claim 1, wherein the start code detector is capable of searching for video start codes complying with different formats.



94100412(EP)USC1X1C1D1 PDDD USSN: 09/770,157

PATENT Art Group: 2154

- 5. (ORIGINAL) The apparatus of claim 4, wherein said formats include formats complying with at least two of the video standards selected from the group consisting of JPEG, MPEG, and H.261.
- 6. (ORIGINAL) The apparatus of claim 3, wherein the start code detector ignores video data until a video start code is found in response to receiving one of the search mode tokens.
- 7. (ORIGINAL) The apparatus of claim 1, further comprising: two-wire interfaces coupling the consecutive stages of the pipeline.
- 8. (ORIGINAL)The apparatus of claim 7, wherein the two-wire interfaces transmit data valid and data acceptance signals.
- 9. (ORIGINAL) The apparatus of claim 1, wherein the start code detector is adapted to introduce new tokens into the stream of video data at detected start code sequences.
- 10. (ORIGINAL) The apparatus of claim 2, wherein a portion of the stages of the pipeline reconfigure themselves to process data in response to receiving predetermined types of tokens.
- 11. (ORIGINAL) The apparatus of claim 9, wherein the start code detector introduces picture end tokens into the stream of video data.



94100412(EP)USC1X1C1D1 PDDD USSN: 09/770,157 PATENT Art Group: 2154

- 12. (ORIGINAL) The apparatus of claim 1, wherein the start code detector is a hardware device.
- 13. (ORIGINAL) The apparatus of claim 1, wherein the pipeline includes: a Huffman decoder coupled to receive data from the start code detector;

a token formatter coupled to data from the Huffman decoder; an inverse modeler coupled to receive data from the token formatter; and

an inverse quantizer coupled to receive data from the inverse modeler.

14. (ORIGINAL) A method for decoding encoded video data, comprising: receiving a portion of a video data stream in a multi-stage pipelined decoder; inserting tokens into the received portion of the video data stream at least one of the tokens being a search mode token;

detecting the search mode token in a special one of the stages; and searching for a start code token in the video data stream in response to detecting the search mode token in the special one of the stages.

15. (ORIGINAL) The method of claim 14, further comprising:
making a random access into the data stream to receive the portion of the video stream; and

wherein the search mode token is inserted in response to making the random access.



PATENT

94100412(EP)USC1X1C1D1 PDDD USSN: 09/770,157

Art Group: 2154

16. (ORIGINAL) The method of claim 15, wherein the random access results from one of an error and a channel switch.

17. (ORIGINAL) The method of claim 15, further comprising:

reconfiguring stages of the decoder to decode video data in response to detecting the start code token.

- 18. (ORIGINAL) The method of claim 17, wherein searching recognizes start code tokens corresponding to video data encoded according to one of the standards MPEG, JPEG, and H.261.
- 19. (ORIGINAL) A pipelined decoder for processing encoded video data, comprising:

a pipeline having a plurality of stages for receiving and decoding a portion of a video data stream;

a means for inserting tokens into the video data stream at least one of the tokens being a search mode token; and

a start code detector to search for start code tokens in the video data stream in response to detecting the search mode token.

20. (ORIGINAL) The decoder of claim 19, wherein the means for inserting inserts a search mode token into the data stream in response to making a random access into the video data stream.



94100412(EP)USC1X1C1D1 PDDD USSN: 09/770,157 PATENT Art Group: 2154

- 21. (ORIGINAL) The decoder of claim 20, wherein the random access results from one of an error and a channel switch.
- 22. (ORIGINAL) The decoder of claim 20, wherein a plurality of the stages reconfigure themselves to decode video data in response a start code token.
- 23. (ORIGINAL) The decoder of claim 22, wherein the start code token corresponds to video data encoded according to one of the standards MPEG, JPEG, and H.261.
 - 24. (ORIGINAL) The decoder of claim 20, further comprising:

a semiconductor substrate, the pipeline, means for inserting and start code detector being located on the substrate.

25. (ORIGINAL) A system for decoding video data into picture frames, comprising:

a start code detector to search for a start code sequence in a stream of video data in response to detecting a search mode token therein and to convert a portion of the stream of video data into data tokens in response to detecting a start code sequence in said stream of video data; and

a decoder coupled to receive the data tokens from the start code detector and to decode the received data tokens into picture frames, the decoder capable of decoding multiple standards.

26. (ORIGINAL) The system of claim 25, further comprising an inserter of search mode tokens coupled to insert search mode tokens into the stream of video data.



94100412(EP)USC1X1C1D1 PDDD USSN: 09/770,157

PATENT Art Group: 2154

- 27. (ORIGINAL)The system of claim 25, wherein the standards include two of JPEG, MPEG, and H.261.
- 28. (ORIGINAL) The system of claim 25, wherein the decoder further comprises:

a Huffman decoder;

an inverse quantizer coupled to the Huffman decoder; and an inverse discrete cosine transformer coupled to the inverse quantizer.

29. (ORIGINAL) The system of claim 25, wherein the decoder is a hardware device.

94100412(EP)USC1X1C1D1 PDDD USSN: 09/770,157

PATENT Art Group: 2154

REMARKS

I. Status



In the Office Action mailed June 30, 2003, the Examiner noted that claims 1-29 were pending and rejected claims 1-29. Claim 2 has been amended, Thus, in view of the foregoing, claims 1-29 remain pending for reconsideration, which is requested. No new matter has been added. The applicant respectfully traverses the rejection.

II. Oath/Declaration

The applicant respectfully requests that the applicant be permitted to submit a supplemental declaration after allowance which will also include the correction noted by the Examiner.

III. Specification

The informalities objected to have been corrected, except for the page numbers 16a-16l and pages 24a, 24b. The CFR and MPEP, particularly the relevant sections 37 CFR 1.71 and MPEP 608.01 do not specify a numerical system for numbering pages. Since the sequence of the specification is clear from the present numbering system, and changing it now would result in significant expense and confusion, the Applicant requests that this objection be dropped.

The Examiner requested detailed support for claims 1-10. FIGs 11, 12, and 13 illustrate an overview of one possible example of the apparatus and method of claims 1-10. A display mechanism is shown in FIG. 13. Components of the decoding process are illustrate in FIG. 11. Support for tokens starts on page 51, and on page 104, line 23 to page 108, line 29. Support for the "formatter" is on page 134, line 9 to page 135, line 27.

Further information of the structure and operation of the invention of claims 1-11 is given in an illustrative embodiment of the invention which is set

USSN: 09/770,157

Art Group: 2154

for in sections 1-27 (see page 84, line 30 to page 85, line 22). Components of the decoding process are illustrated, such as the Inverse Modeler 23 (page 146. lines 20-31), Inverse Quantizer 24 (page 146, line 33 to page 147, line 28). Huffman Decoder and Parser 25 (page 147, line 19 to page 151, line 12), and Diverse Discrete Cosine Transformer 26 (page 151, line 13 to page 152, line 5).

Figure 20 shows an embodiment of a Start Code Detector. Figure 21 illustrates a start code in a data stream. The Start-Code Detector is described from page 113, line 19 to page 120, line 28. FIGs 20 and 21 are explained in the specification from page 78, line 32 to page 80, line 22. ELCOPY

IV. Information Disclosure Statement

The documents requested by the Examiner are enclosed herein.

V. Double Patenting

The Applicants submits a Terminal Disclaimer for the purpose of overcoming the double patenting rejection of U.S. Patent 5,978,592. However, Applicants do not admit to any characterization or limitation of the claims by the Examiner, particularly any that are inconsistent with the language of the claims considered in their entirety and including all of their constituent limitations.

VI. Rejection of claims under 35 U.S.C. § 112, second paragraph

In claim 1, "the data tokens" (line 6) properly refers back to "data tokens" (line 3). In claim 7, "the consecutive stages" properly refers back to "stages" (claim 1, line 5) which are consecutive. Claim 2 has been amended to clarify the relationship of "format". The claims being in proper form, the Applicant requests that the Examiner drop this rejection.

VII. Rejection of claims under 35 U.S.C. § 102

Claims 1-5, 7, 8, 10, 12-15, 17-20, 22-24 stand rejected under 35 U.S.C. § 102(e) as being anticipated by Gonzales et al.

The Start Code Detector of the present invention is capable of taking bit

PATENT Art Group: 2154

streams of different formats (e.g. MPEG, JPEG, H.261) and generating from them a sequence of proprietary tokens which are meaningful to the rest of the decoder.

To support the allegation that Gonzales et al. discloses a start code detector to convert a portion of a stream of video data into a stream of data tokens in response to detecting a start code sequence in the stream of video data, the Office Action cites to Figure 3A, column 8, lines 47-67, and column 10, line 61-column 11, line 5 of Gonzales et al. However, the Applicant respectfully submits that these sections do not disclose a start code detector. For example, Fig 3A merely shows a buffer with blocks of data separated by end-of-block marks. Similarly, column 8, lines 47-67 describes blocks of data with header information and end-of-block markers. Column 10, line 61- column 11, line 5 discloses Run Length Coded image data. In summary, none of these sections disclose a start code detector converting a portion of a stream of video data into a stream of data tokens in response to detecting a start code sequence in the stream of video data. In particular, the elements of "start code detector", "data tokens" and "start code sequence" is missing from the disclosure.

Furthermore, the cited prior art does not disclose "data tokens" or "tokens" as cited in claims 1-29. A "token" of the present invention is defined in the specification as "interactive interfacing messenger package for control and /or data functions." (page 24b, lines 11-13). This entails a technology more powerful than a traditional token, for example, in the context of token rings, or a traditional packet of information. Gonzales et al. does not disclose this technology.

As for claim 2, to support the allegation that Gonzales et al. discloses pipeline stages having operating modes responsive to the format of a token, the Office Action cites to column 13, lines 1-26 of Gonzales et al. This section appears to disclose data movement to and from a byte buffer, but does not disclose a "token" or a stage having an "operating mode" responsive to the format of the token.

As for claim 3, to support the allegation that Gonzales et al. discloses an



94100412(EP)USC1X (C1D1 PDDD USSN: 09/770,157

inserter of search mode tokens to transmit search mode tokens into the stream of data, the Office Action has cited to column 11, lines 25-41. However, this cited section discloses bits which indicate quantization, resets internal DE predictors, and resets an internal DC predictor. These functions are unrelated to a search mode token as recited in claim 3.

As for claim 4, column 9, line 40 to column 10, line 11 of Gonzales et al. discloses a JPEG compression/decompression algorithm, and does not disclose "searching for video start codes" as recited in claim 4.

As for claim 8, column 5, lines 5-50 of Gonzales et al. discloses two buffers 16a and 16b between two stages of a pipeline, and does not disclose a "two-wire interface" which transmits "data valid and data acceptance signals".

As for claim 10, column 12, lines 4-15 discloses a processing cycle of a DCT phase, and does not show stages of the pipeline "reconfiguring" themselves in response to tokens as recited in claim 10.

As for claim 12, column 9, lines 55-59 of Gonzales et al. does not disclose a "start code detector" in a hardware device.

As for claim 13, the prior art does not disclose a "start code detector", a "token formatter", or an "inverse modeler". Figure 5 discloses a decoding process, but does not disclose a "token formatter" or a "start code detector".

As for claim 14, the cited prior art does not disclose "tokens" (line 3), at least one of the tokens being a "search mode token" (line 4), "detecting the search mode token" in one of the stages (line 5), and "searching for a start code token in the video data stream" (line 6). As discussed above in the applicant's traverse to claims 1-4, the cited sections of the prior art do not show these features.

As for claim 19, the cited prior art does not disclose "tokens" (line 4), at least one of the tokens being a "search mode token" (line 5), and "a start code detector to search for start code tokens in the video data stream" (line 6). As discussed above, the cited sections of the prior art do not show these features.

As for claim 25, the cited prior art does not disclose "a start code detector to search for a start code sequence in a stream of video data" (lines 2-

USSN: 09/770,157

PATENT Art Group: 2154

3) and a decoder capable of decoding multiple standards (line 7-8). As discussed above, the cited sections of the prior art do not show these features.

Therefore, the present invention recited in claims 1-29 is not rendered obvious by the cited prior art.

VIII. Rejection of claims under 35 U.S.C. § 103(a)

Claims 6, 9, 11, 16, and 21 stand rejected under 35 U.S.C. § 103(a) as being unpatentable over Gonzales et al. in view of Normile et al.

The Examiner concedes that Gonzales et al. does not disclose the start code detector ignoring video data until a video start code is found in response to receiving one of the search mode tokens. However, the Office Action alleges that Normile et al. discloses this feature in column 13, line 47-column 14, line 9 and column 16, lines 29-32. However, the recited sections of Normile et al. disclose a method for encoding motion video as shown in Fig 7(a). In contrast, the present invention decodes and decompresses data. Furthermore, the cited sections do not show "a start code detector" nor "search mode tokens".

Furthermore, Normile et al. does not disclose a "start detector", "tokens", nor a search mode.

Thus, neither of the references Gonzales et al. nor Normile et al. separately, or in combination, have disclosed the above features of claims 6, 9, 11, 16 and 21.

Therefore, the present invention recited in claims 1-29 is not rendered obvious by the cited prior art.

IX. Concluding Matters

In view of the foregoing amendments and remarks, it is respectfully submitted that each of the claims distinguishes over the prior art, and therefore, defines allowable subject matter. A prompt and favorable reconsideration of the rejection along with an indication of allowance of all the pending claims is respectfully requested.



94100412(EP)USC1X1C1D1 PDDD USSN: 09/770,157

PATENT Art Group: 2154

Should there be any remaining questions to correct format matters, it is urged that the Examiner contact the undersigned attorney with a telephone interview to expedite and complete prosecution.

If any further fees are required in connection with the filing of this response, please change same to our Deposit Account No. 04-1175.

Respectfully submitted,

DISCOVISION ASSOCIATES

Richard J. Stokey Reg. No. 40,383

Date: September 24, 2003

DISCOVISION ASSOCIATES
INTELLECTUAL PROPERTY DEVELOPMENT
P. O. BOX 19616
IRVINE, CA 92623
(949) 660-5000

P:\ABG\PPD\PDD\941004--\(EP)US\C1X\C1\D1\amendment_02.doc

94100412(EP)USC1X1C1D1 PDDD

USSN: 09/770,157

Art Group: 2154

Abstract

An apparatus and method for compressing video data comprises a start code detector to convert a portion of a stream of video data into a stream of data tokens in response to detecting a start code sequence in the stream of video data and a pipeline having stages and being capable of decoding video data. The start code detector sends the data tokens to the pipeline.



hugai wa Labalwoiy Vadoncanu vœ @ija	the necessition is necessary a or property of periodes are substances to	TOTAL CIALD DIES & SVEICKER & COLT	

SUPPLEMENTAL -**DECLARATION FOR** UTILITY OR DESIGN PATENT APPLICATION

Attorney Docket Numb	1 J04(EP)USC1X PDDD
First Named Inventor	ADRIAN P. WSE
COMPLET	E IF KNOWN
Application Number	08/400,397
Filing Oate .	MARCH 7, 1995
Group Art Unit	2302
Examiner Name	J. HARRITY

		Group Art Unit	230	2302						
• •		Examiner Name	J. H	ARRITY						
As a below named invert										
	ddress, and citizenship are as sta		,							
below) of the subject matte	irst and sole inventor (if only one in which is claimed and for which a	patent is sought on the in-	vention entitled :		are listed					
DATA PIPELINE SYSTEM AND DATA ENCODING METHOD WITH START CODE DETECTOR										
the specification of which (Title of the Invertion)										
is attached hereto OR										
was filed on (MMVDD	03/07/1995		ss United States Appli	cation Number or PCT In	lancosmol					
	[03/01/1333		11/18/19	96; 02/24/1997;	•					
Application Number 08/400,397 and was amended on (MM/DD/YYY) 06/11/1997 (if applicable).										
I hereby declare that the subject matter of the stacked emendment smendment sted on was part of my or our invention and was invented before the filing date of the original application, above identified for such invention.										
I hereby state that I have re- amendment specifically refe	riewed and understand the conte med to above.	nts of the above identified :	specification, including	; the claims, as amended	by eny					
I acknowledge the duty to d	sclose information which is mater	ial to patentability as define	ed in Title 37 Code of	Federal Regulations, § 1.	56.					
certificate, or \$365 (z) of an below and have also identifi	benefits under Title 35, United S y PCT international application v ad below, by checking the box, i a before that of the application on	which designated at least of any foreign application for	one country other tha	in the United States of A	Imprice listed					
Prior Foreign Application	Country	Foreign Filing		Certified Capy A	ttached?					
, 20110-1/0)		(1111000111	11) Not Claimed	YES	NO					
92306038.8	EPO	06/30/199	- I W		⊠ '					
9405914.4 9504019.2	GREAT BRITAII GREAT BRITAII				⊠ ⊠ ⊠					
3304013.2	GREAT BRITAIL	02/20/199	"		⊠					
		:			러 !					
·					i l					
Additional foreign application	on numbers are listed on a supple	mental priority sheet attac	hed hereto:	<u> </u>						
I hereby claim the benefit und	der Title 35, United States Code 9	119(e) of any United State	s provisional applicati	on(s) listed below.						
Application Number(s		e (MM/DD/YYYY)								
				onal provisional a ers are listed on a sup y sheet attached herei						
			<u>L</u>		1					

[Page 1 of 5]

Type a plus sig:

Approved for use through 9/00/98. OM8 0651-0022

Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid CM8 control number.

DE	\sim 1	A 5	Λ	77			ı
レニ	UL.	ДΑГ	\sim		U	N	i

			ט	' _	·LAL	CATIC	אוכ				
pnor Unit	claim the benefit under Title ing the United States of Amel led States or PCT Internat dge the duty to disclose in waitable between the filing of	ional application	on in the	manı Marian	ner provid	led by the	tes betege	igh of Title	s applicati 35, Unite	ionisno ed State	d disclosed in w.
1	Parent Application Number	Ų.	CT Par Numbe	ent		Parent	Filing Da	te	Paren	ation. It Pate	ent Number
08/08	2,291					06/24/		<u>' </u>		it ass.	licable)
08/38	2,952					02/01/	-	5,51	19,339		
				-	1						
AT 1 cames	mal U.S. or PCT international	l application nu	mbers a	re liste	d on a sur	piemental	onanty sheet	stached her	ю.	<u> </u>	<u> </u>
and Traden	d inventor, I hereby appoint to nank Office connected there-	ne following reg	gistered p	era ctibi	oner(s) to	prosecute (his applicatio	n and to trans	act all bus	siness ir	the Patent
	Name			mber mber	n		N	me			Registration Number
Ronald	i J. Clark		21,0	58							
Robert	T. Braun	i	36,7	58							
Arthur	S. Bickel	į	34,12	23							•
			•								
Addition	onal registered practitions	್(s) named o	n a supo	oleme	ntal shee	t attached	bereto				
	orrespondence to:										· · · · · · · · · · · · · · · · · · ·
Name	Robert T. Braun										
Address	1	Suite 200									
Address	Table Mail Circle	Suite 200									
City	Irvine					State	CA		ZIP	9261	4
Country	USA		phone			0-5000		Fax (714) 6	60-18	301
mprisonmen	are that all statements made further that these statements t, or both, under Section 100 in or any patent issued there	of Title 19 cm									
	Sole or First Inventor					A petitic	n has been	filed for this	unsione	d inven	tor
Siren Verne	ADRIAN		Middle Initial	Р	Family Name					Suffix	
nyentor's lignature	ARDE			:		•		Octo	17		477
Residence: (BRACKNELL.	BERKS	Starte		Country	UNITE	D KINGE	ООМ	Citiza	enship	UK
ost Office A	ddress 17 ALBEN R	COAD	······································								-
ost Office A	BINFIELD							· · · ·	··		
iry BR	ACKNELL	State	Zip	RG4	2 4HU	Court	דואט עי	ED KINGI	ром		
Addition	nal inventors are being	named on	supple	ment	al sheet	(s) attac	hed hereto)			

Type a plus sq. ide this box \rightarrow + Approved for use through \$200'98. OM8 0651-0002

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OM8 control number. ADDITIONAL INVENTORIS

<u> </u>			DECL	-AR	AIII					Supplemental Sheet					
Nam	ı 1		nal Joint In	ventor	, if any:	:			Αр	etition h	as been fil	ed for this	unsigne	invento	
Name	M	ART	IN.			liddle <u>Irtial</u>	₩		mily	SOT	HERAN			1	Suffix
Invent Signet		M	. So									0 as	. 27	JULY	, 197
Rezide City	nce:	BR	ISTOL			State	-	Cour	пкгу	Ω	TED K	INGDO		Cidzensh	io l
Po≢t O	ffice Add	2.2	24 HOME	FARN	1 WAY	<u>. </u>	 i						. 1		UK
Post Of	Tice Addi	220	EASTER	COME		·									FA
City	BRI	STO			ma	Zic	, E	3S12 3		Count	יאון איי	TED KI	NCDO		K. J. J.
Name	1		nal Joint Inv	entor.	if any:					tition ha	s been file				
Name	WIL	LIAI	М		Mid		P	Fami Name	ty	ROBB	INS		31.34G, 16C	S	uffix cir.
Inventor Signatur	•											Date			<u> </u>
Resident City	ce:	BRI	STOL			State		Couna	у	יואט	ED KIN	 GDOM	ci	dizenskip	luk
Past Offi	ce Addre	12	2 WINDSC	R TEF	RACE	 :									
Post Offic	ce Addres		CLIFTON				·	-					-,		
City	BRIST	OL		Sta	t e	Zip	BS	8 4 L V	v I	Country	INT	ED KIN	CDOM		
Name	at Ada	non.	al Joint Inve	ntor, it	any:		 		!	_	been filed				
Given Name	AN	ПНО	И			/liddle	М	Family Name	- 1	JONES			isigned ii	Suffi	x
Inventor's Signature												Date		! #.6	<u>ir.l </u>
Residence City		IMI	EGEN		s	itat e		Country	T 1	VETHE	RLAND	<u> </u> 	ci	dizenship	176
Post Office	Address	1	ПМЕEGSE	BAA	V 45	C	B NU	MEG					!		UK
ost Office	Address	H	EILIG LAI	VD ST	ICHTI	NG			_						
	MEGE			State		Zip	6564	<u> </u>	(oundy	UNITE	D KINC	DOM		
iven			Joint Invent	or, if a		\Box			petit	on has t	een filed t			eriar	
ame	HELEI	7				idal •		anily lane	FI	ИСН				Suffix a.c. J	1 1
igneture												Date			
ezidence: ity	BR	TZL	DL		Ste	te	c	onun.	IN	UTED	KINGD(<u> </u>	Ciciz	enship	
et Office	Address		41 Detim	WOO					<u> </u>			<u> </u>			UK
st Office A	ddress		41 DRUID	, w OC	ר פחי	A V(א אנ	AY	 .						
	RISTO			State	1	ip	3S9 1	SZ		Tugh [1	NITED :	KINICE			
] Addi	tional in	vent	ors are being	пате	d on su	ıpolei	nenta	shee	t(s)	attache	NITED I	<u>ущиСD(</u>	JM		

Under the Paperwork Redur

Described to respond to a collector

Approved for use through \$J30'98. CM3 3551-3022 "Indemark Office: U.S. DEPARTMENT OF COMMERCE amation unless it disclays a valid OM8 control number.

DECLARATION

ADDITIONAL INVENTOR(S)
Supplemental Sheet


Name of A	Additio	nal Joint Invent	or, if any:			☐ Ap	etition has b	ean filed for t	his unsigr	ned inventor	
Given ,	MART	īN	- 1	iddle	₩	Family	SOTHE	RAN		Sur	fix
Name 1			<u> </u>	igal		Name					*
Inventor's Signeture									0æ. •		
Residence: City	BR	ISTOL		State		Country	וואט	ED KINGI	ООМ	Cidzensrip	UK
Post Office A	ddress	24 HOME FA	RM WA	Y							
Post Office A	ddress	EASTER CO	MPTON					Ç			LUI
City B	RISTO	L -	State	Zρ	в	S12 3SE	Country	UNITED	KINGE	ОМ	
Name of A	Additio	nal Joint Invent	or, if any		Ī	A 0	ention has b	een filed for	this unsign	ned inventor	
Given W	/ILLIA	M		ddle tial	P	Family	ROBBIN	IS	•	Suf e.c.	1
Inventor's Signature		1	\\rightarrow\rightarro			•			Dæs C	8 July	97
Residence: City	В	USTOL		State		Country	טאוופו	O KINGDO	MC	Citizenship	UΚ
Post Office Address 2 WINDSOR TERRACE											
Post Office Address CLIFTON											
City BRISTOL State Zip BS8 4LW Country UNITED KINGDOM											
Name of	Additio	navni miot isne	or, it any			A.P	ettion has b	ocen filed for	this unsign	ned inventor	
Given Name	ANTH	ONY		Middle	M	Family Name	JONES		····	Suffi:	r.
Inventor's Signature						·			Date		
Recidence: City	נזא	MEGEN		State		Country	NETHE	RLANDS		Citizenship	UK
Post Office A	ddress	NIMEEGSEE	3 AAN 45		CB N	плесі	EN				
Post Office A	ddress	HEILIG LAN	D STICH	ITING			•				
City NIJM	ŒĠĔŊ	1	State	Zip	656	54	Country	UNITED	KINGD	OM	
Name of A	Additio	nal Joint Invent	or, if any:			A;	etition has	been filed for	this unsig	ned inventor	
Given H	ŒLEN			Midd Inida		Family Name	FINCH			Suffi e.g.	1
Inventor's Signature									Date		
Residence: City	BR	STOL		State		Country	UNITED	KINGDO	М	Citizenship	υK
Post Office A	ddress	41 DRUD	WOOD	S - A	VON	WAY					
Post Office A	ddress										
City BF	USTO	 L	State	Zip	BS	9 1SZ	Country	UNITED K	INGDO)M	
		ventors are bein	o named	OD SUD			et(s) attac	hed hereto			

Type :	a plus	sign	(+)	inside	this box	→	\Box
, ,	•	_	٠,			•	1 - 1

PTC/SB/04 (8-96)
Type a plus sign (+) inside this box

+ Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE
Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

			DECLAF	RAT	10	N			ADDITIONAL INVENTOR(S) Supplemental Sheet					
Nar	ne of	Additio	nal Joint Invent	or, if a	nv:			ДАр	etition has b	een filed fo	r this un:	signed	inventor	· · · · · · · · · · · · · · · · · · ·
Give	п	MART			Mid		w	Family	SOTHE	RAN			Suff	fix
Inver	ntor's				<u>Initi</u>	al		Name			Date		lag	<u> </u>
Resid	ience:	BR	ISTOL			State		Country	דואט	ED KINO	GDOM		Citizenship	UK
Post	Office	Address	24 HOME FA	RM W	/AY									
Post	Office	Address	EASTER CO	мртс	М									
City	E	RISTO)L	State		Zip	В	S12 3SE	Country	UNITE	D KIN	GDO	М	
Na	me of	Additio	onal Joint Invent	or, If a	ny:				etition has	peen filed fo	or this un	signec	inventor	
Give Nam		VILLLA	LM		Midd		P	Family Name	ROBBIN	ıs			Suff	3
Inven Signa		٠									Date			
Resid City	lence:	BI	RISTOL			State		Country	UNITE	D KINGI	ООМ		Citizenship	UK
Post	Office /	Address	2 WINDSOR	TERR	LACE	Ξ						<u></u>		
Post	Office /	Address	CLIFTON											
City	BF	USTOL	•	State		Zip	BS	58 4LW	Country	UNITE	D KIN	GDO	M	
Na	me of	Additio	onal Joint Invent	or, if a	ny:		j —	A	etition has l	been filed fo	or this un	signe	inventor	
Giver Name	1	ANTH	IONY		1	Middle Initial	М	Family Name	JONES				Suffi:	
Inven Signa			avye	NÓ	\$			·			Date	Nic	iz 28,	1995
Resid	lence:	AR	NHEM-ZUID			\$tate		Country	NETHE	RLAND	s ·		Citizenship	UK
Post	Office /	Address	MUNTENDA	MPAI) i			4	•					
Post	Office /	Address	6835 BE AR	NHE	M-ZI	סת						•	•	
City		IHEM-		Stæt e		Zip	683		Country	NETHE				
		Additio	nal Joint Invento	or, if a	ny:		1		etition has	been filed f	or this ur	nsigne		
Given Name		HELEN				Middle Initial		Family Name	FINCH				Suffi e.g.	
Inven Signa											Date			
Resid City	ence:	BR	ISTOL]	State		Country	UNITED	KINGD	ОМ		Citizenship	UK
Post (Office A	Address	41 DRUID	woo	DDS	- A	VON	WAY						
Post (Office A	Address												
City		RISTO		State		Zip		9 1SZ		UNITED		DOM		
X	Addi	rional in	ventors are being	name	ed or	SUDE	ieme	ental shee	et(s) aπac	nea neret	D D			



armsk Office; U.S. DEPARTMENT OF COMMERCE nation unless it displays a valid OMB control number.

DECLARATION

Under the Paperwork Reductio.

ADDITIONAL INVENTOR(S) Supplemental Sheet

															=
		4101	- Linia Lavertor	if any				Ape	ition has b	een filed fo	or this unsi	gned inv	rentor		
Mame of			al Joint Inventor		uddia	W		amily	SOTHE	RAN			Suffi	x	
Name	M	ARTI	N	<u> Ir</u>	nitial			ema							
Inventors Signature											Det e				
Residence: City		BR	ISTOL		State		c	ountry	וואט	ED KIN	GDOM	Cit	izenship	UK	
Post Office	Add	ire sta	24 HOME FAR	M WA	Υ										_
Post Office	Adı	drass	EASTER COM	PTON	ı										
City	BR	ISTO	L	State	z	ip	BSI	2 3 S E	,	·	ED KIN				
			nal Joint Invento	r, if any	y:	İ		Ар	etition has	been filed	for this un	signed in	rventor		
Given	_	LLIA		٨	/liddle nitial	P	- 1	emily	ROBBI	42			Suff e.g.	1	-
Inventor's Signature											Date				
Residence City	:	В	RISTOL		Su	E 4	c	ountry	וואט	D KINC	DOM	ci	dizenship	UΚ	
Post Office	• Ad	dress	2 WINDSOR	TERRA	ACE						···		 		
Post Office	• Ac	idress	CLIFTON												
City		STO		State		Zip	BS8	4LW		1 -	ED KIN				
			onai Joint Invent	or, if ar	<u>-</u> 1y:			A	enton na	s been filed	d for this ur	signæl			
Gren			- YNOF			ide isi	М	Family Name	JONE	s		,	Suff	1	
Inventor's Signature	$\overline{}$	<u>ru, ru</u>						•	ß		D=4				
Residenc	a;	NI.	JMEGEN		Si			Country	NET	ERLAN	rds		Cidzenshi	P UK	
Post Offic	ca A	ddress	NIMEEGSEI	MAAE	45	(B M	JME(EN	<u></u>					
Post Offic	с» А	ddress	HEILIG LAN	D STI	СНТП	YG									
City N	עת	ÆGE	N	State		Zip	656		Count	- 1	TED KIN				
Name	of.	Additi	onal Joint Invent	or, if a	ny:				petition h	as been fil	ed for this (nsgne		rtix	
Given Næme	I	ŒLE	И			Add o	R	Family Name	FINC	<u>H</u>		1.,	<u></u>	<u>. r. </u>	
Inventor Signatur			Ahr		1						Date	1114	~ JW	199°	+
Resident City	<u></u> ! ∝:	B	RISTOL		s	nate.		Count	ז טאנד	ED KIN	GDOM		Cizizensh	UK	
Post Off	ice /	Address	41 DRUI	D WO	ODS -	- A	VON.	WAY	′						
Post Off	ice /	Addres	s												
City		RIST	.OI	State		Zip	BS	9 1SZ	Count	יז טאנז	ED KIN	GDOM	1		
	444	itional	inventors are bei	no nan	ned on	sup				tached h	ereto				

PTC/SS/04 (8-96) Approved for use through 9/30/98. OMB 0651-0032 Patent enu i redemark Cifica: U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number. ADDITIONAL INVENTOR(S) DECLARATION Supplemental Sheet Name of Additional Joint Inventor, if any: A petition has been filed for this unsigned inventor KEVIN Family Name BOYD Suffix inventor's Signeture Dete Residence: State BRISTOL Country City Citizenship UNITED KINGDOM UK Post Office Address 21 LANCASHIRE ROAD Post Office Address City BRISTOL Zφ BS7 9DL Country UNITED KINGDOM Name of Additional Joint Inventor, if any: A petition has been filed for this unsigned inventor Given ANTHONY PETER Family j Name CLAYDON Suffix inventor's Signature 0æe Residence: City BATH AVON Country UNITED KINGDOM Citizenship UK Post Office Address 14 SYDNEY BUILDINGS Post Office Address BATH AVON Zip BA2 6BZ Country UNITED KINGDOM Name of Additional Joint Inventor, if any: A petition has been filed for this unsigned inventor Given Middle Family Neme Suffix paseuror 2 Signature Date Residence: State Country Citizenship Post Office Address Post Office Address Zip Country Name of Additional Joint Inventor, if any: A petition has been filed for this unsigned inventor Given Middle Family Suffix Name Name inventor's Signeture Date Residence: State Country Citizenship Post Office Address Post Office Address City State Country Zip Additional inventors are being named on supplemental sheet(s) attached hereto

Type a plus sig ide this box \rightarrow + Approved for use through 9/30/98. OM8 0651-0032

Pe and Trademark Office: U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OM8 control number.

			DECLAF	RAT	10	Ν		Supplemental Sheet						
Nam	e of	Additio	nal Joint Invent	or, if a	ny:				etition has t	een filed fo	or this un:	signed inve	ntor	
Given Name		KEVI	1		Midd		J	Family					Sun	fix
Inventi Signer				-							Ü at e		LA-G	
Reside City	nca:	BR	USTOL		s	itat e		Country	וואט	ED KIN	GDOM	Cidze	nship	UΚ
Past O	Mice	Address	21 LANCASH	TRE F	ROAI	>								
Past O	Mice .	Address					٠						2	LU
City		BRISTO		Scare		Zip	Е	857 9DL	Country	<u> </u>		GDOM		
	1		nal Joint Invent	or, if a					etition has t		or this un	signed inve		-
Gwen Name		ANTHO	NY PETER		Midd	1 1	·	Family Name	CLAYD	ИС		·	Suff e.g.	,
Signati Signati	1 9		70					······································			Date			
Reside City	ņ c 4:	В	ATH AVON	_		State		Country	UNITE	D KINGI	DOM	Citize	ustrip	UK
Past O	Tice /	Address	14 SYDNEY	BUILI	DINC	S						-		
Post Of	Tice /	Address												
City	BA	'A HTA	VON	State		Zip	В	A2 6BZ	Country	UNITE	D KIN	GDOM		· _
Nam	e o	Additio	nai Joint Invent	or, if a	ny:			Ar	etition has t	ocen filed f	or this un	signed inve	ntor	
Given Name						fiddle nitial		Family					Suffix 1.0. J	
Invento Signatu											Date			
Reside City	nce:					State		Country			· · · · · · · · · · · · · · · · · · ·	Citiz	enship	
Post Of	lics /	Address												
Post Of	fice /	Address				•								
City			·	State	·	Zip			Country					
Nam	e of	Additio	nal Joint Invento	r, if ar	ny:		<u> </u>	A	etition has	been filed t	for this un	signed inve		
Given Name						Middle Initial		Family Name					Suffi:	1
Invento Signett						•					Date			
Resider City	164:		· · · · · · · · · · · · · · · · · · ·		s	cest e		Country			· · · · · · · · ·	Ciciz	mship	
Past Of	fice A	Address												
Post Of	Tics A	Address												
City				State		Zip			Country					
	ΔAAi	itional in	ventors are heing	3 03 000	20.00	CHOO	lame	antal cha	eris Lattac	ned heret	'n			

PTO/SB/26 (05-03)
Approved for use through 4/30/2003. OMB 0651-0031

U,S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

TERMINAL DISCLAIMER TO OBVIATE A DOUBLE PATENTING REJECTION OVER A PRIOR PATENT

Docket Number (Optional)

94100412(EP)USCIX1CID1PDDD

In re Application of: Wise et al.		
Application No.: 09/770,157	a	rank
Filed: 1/26/2001		LUPY
For: MULTISTANDARD VIDEO DECODER AND DECOMPRESS	SION SYSTEM FOR PROCESSINGTHEI	RETO
Discontinuo Associates 100		
The owner*, Discovision Associates of 100 disclaims, except as provided below, the terminal part of the status which would extend beyond the expiration date of the full status shortened by any terminal disclaimer, of prior Patent No. 5,97% so granted on the instant application shall be enforceable only from commonly owned. This agreement runs with any patent granted of its successors or assigns.	story term defined in 35 U.S.C. 154 and 1 8,592 The owner hereby agree for and during such period that it and the	stant application, 173, as presently es that any patent e prior patent are
In making the above disclaimer, the owner does not discla application that would extend to the expiration date of the full st prior patent, as presently shortened by any terminal disclaimer maintenance fee, is held unenforceable, is found invalid by a continuous whole or terminally disclaimed under 37 CFR 1.321, has all claim is in any manner terminated prior to the expiration of its full statistical disclaimer.	ratutory term as defined in 35 U.S.C. 154 er, in the event that it later: expires for ourt of competent jurisdiction, is statutor as canceled by a reexamination certificate	4 and 173 of the failure to pay a rily disclaimed in e, is reissued, or
Check either box 1 or 2 below, if appropriate.		
1. For submissions on behalf of an organization (e.g., corpetc.), the undersigned is empowered to act on behalf of	poration, partnership, university, governithe organization.	ment agency,
I hereby declare that all statements made herein of my information and belief are believed to be true; and further that the false statements and the like so made are punishable by fine of the United States Code and that such willful false statements me issued thereon.	hese statements were made with the kno r imprisonment, or both, under Section	wledge that willful 1001 of Title 18 of
2. X The undersigned is an attorney or agent of record.	es es se	ot. 24, 2003
•	Signature	Date
	Richard J. Stokey, Reg. No. 40,383	
	Typed or printed name	
	(949) 660-5006	
	Telephone Number	
Terminal disclaimer fee under 37 CFR 1.20(d) included.		
WARNING: Information on this form may become p be included on this form. Provide credit card inform	public. Credit card information should not nation and authorization on PTO-2038.	
 Statement under 37 CIFIR 3.73(b) is required if terminal disclain Form PTO/SB/96 may be used for making this certification. See 		

This collection of information is required by 37 CFR 1.321. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 12 minutes to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

in re the Application of:

Adrian P. Wise

Filed: HEREWITH

For: MULTISTANDARD VIDEO DECODER AND DECOMPRESSION SYSTEM FOR PROCESSING **ENCODED BIT STREAMS INCLUDING** START CODE DETECTION AND METHODS RELATING THERETO

Application No.: Not Yet Known $\omega \omega \omega \omega \omega \omega \omega \omega \omega$

Art Unit: 2783 (anticipated)

Examiner: Follansbee, J. (anticipated)

DUPLICATE

INFORMATION DISCLOSURE STATEMENT UNDER 37 C.F.R. § 1.97

§

BOX PATENT APPLICATION Assistant Commissioner of Patents Washington DC 20231

FILING OF CORRESPONDENCE BY EXPRESS MAIL UNDER 37 C.F.R. § 1.10 TB628505295US Express Mail Label Number

Sir:

In complying with the duty of disclosure set forth in 37 CFR § 1.56, Applicant submits lists of patents and publications (these were previously submitted in 09/307,239) as listed on the attached form PTO-1449, and a concise explanation of the relevance of each listed item not in the English language as follows:

No non-English language references are submitted.

The Commissioner is hereby authorized to charge payment of the fee required by 37 C.F.R. § 1.17(i), 37 C.F.R. § 1.17(p), and any fees associated with this communication or credit any overpayment to Deposit Account No. 04-1175.

Respectfully submitted,

DISCOVISION ASSOCIATES

Date: 1/25/01


(949) 660-5006

DISCOVISION ASSOCIATES INTELLECTUAL PROPERTY DEVELOPMENT P.O. Box 19616 Irvine, California 92623

Richard Stokey Reg. No. 40,383

RS:sd

\tCPSERV01\GRPDIRS\ABG\PPD\PDD\941004--\(EP)US\C1X\C1\D1\Com_01_iDS.doc



U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE ATTY. DOCKET NO. 941004(EP)USC1X

SERIAL NO.

INFORMATION DISCLOSURE STATEMENT BY APPLICANT

(Use several sheets if necessary)

ADRIAN P. WISE ET AL

FILING DATE MARCH 7, 1995

APPLICANT

GROUP

2783





U.S. PATENT DOCUMENTS

EXAMINER				DOCUMENTS		1	
INITIAL		PATENT NUMBER	ISSUE	PATENTEE	CLASS	SUBCLASS	FILING DATE IF APPROPRIATE
<u> </u>	AA	3375391	04/01/75	SHAP'RO ET AL	235	156	11.02/73
ر الم	EA	4225920	09/30/80	STOKES	364	200	09/11.78
/	AC	4228497	10/14/80	GUPTA ET AL	364	200	11/17/77
46	AD	4307447	12/22/81	PROVANZANO ET AL	364	200	C6/19/79
744	AE	4467409	08/21/84	POTASH ET AL	364	200	08/05/50
#	AF	4617657	10/14/86	DRYNAN ET AL	370	50	12/31/84
74	AG	4710866	12/01/87	ZOLNOWSKY ET AL	364	200	10/07/86
440	АН	4809159	02/28/89	SOWA	364	200	01/21/88
かって	Al	4811214	03/07/89	NOSENCHUCK ET	364	200	11/14/86
\}\	AJ	4811413	03/07/89	KIMMEL	382	41	10/22/87
JH	AK	4841436	06/20/89	ASANO ET AL	364	200	05/30/86
74	AL	4855947	08/03/39	ZANSLOWSKI ET	364	200	05/27/87
74	АМ	4922413	05/01/90	DOLECEK	364	200	01/15/83
١	AN	4953082	08/23/90	NOMURA ET AL	364	200	02/15/89
7#	AO	4989138	01/29/91	RADOCHONSKI	364	200	05/14/90
744	AP	5043880	08/27/91	YOSHIDA	364	200	01/23/89
46	ДΩ	5184347	02/02/93	Farwell et al.	370	94.1	07/09/91
7#	AR	5203003	04/13/93	DONNER	395	800	03/23/91
46	AS	5213436	06/08/93	SUGIYAMA ET AL	358	141	01/23/91
746	AT	5227863	07/13/93	Bilbray et al.	343	573	08/07/90
クナ	AU	5297263	03/22/94	OHTSUKA ET AL	395	375	04/17/92
\ \	AV	5301344	04/05/94	KOLCHINSKY	395	800	01/29/91

EXAMINER

DATE CONSIDERED

5/27/97

EXAMINER: Initial citation considered. Drawing citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

Form PTO-1449 (Modified)

1.38(b))

U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE

ATTY. DOCKET NO. 941004(EP)USC1X

SERIAL NO.

INFORMATION DISCLOSURE STATEMENT BY APPLICANT

APPLICANT ACRIAN P. WISE ET AL

(Use several sheets if necessary)

FILING DATE MARCH 7, 1995

GRCUP

INITIAL		PATENT NUMBER	ISSUE DATE	PATENTEE	CLASS	SUBCLASS	FILING DATE
<u></u>	AW	5309563	05/03/94	FARRAND ET AL	395	200	C9/09/91-
<u> </u>	AX	5329313	07/12/94	KEITH	348	422	10/01/93
14	АУ	5329613	07/12/94	PAGE ET AL	395	200	10/30/92
J++	AZ	5333212	07/25/94	LIGTENBERG	382	56	11/17/92
74	BA	5333266	07/26/94	BOAZ ET AL	395	200	03/27/92
74	88	5341371	08/23/94	SIMPSON	370	35.4	05/24/91
7++	вc	5406279	04/11/95	ANDERSON ET AL	341	51	09/02/92
74	80	5414813	05/09/95	SHICBARA	395	200	11/01/93
4	BE	5442790 .	08/15/95	NOSENCHUCK	395	700	03/09/94
7+	8F	2446866	08/29/95	DRAKO ET AL	395	500	01/30/92
4	BG	5450599	09/12/95	HORVATH ET AL	395	800	06/04/92
して	вн	5452006	09/19/95	AULD	348	390	10/25/93
744	81	5461679	10/24/95	NORMILE ET AL	395	650	05/14/93
7+	BJ	5481689	01/02/96	STAMM ET AL	395	412	08/13/93
7++	εĸ	5487064	01/23/96	GALAND ET AL	37C	6C	05/31/94
7:4	SL	5490247	02/06/95	TUNG ET AL	395	162	11/24/93
4	вм	5497498	03/05/96	TÄYLOR	395	800	09/29/93
2:4	9.0	5504869	04/02/96	UCHIDA	395	375	07/15/94
744	во	5535290	07/09/96	Allen	382	250	09/11/95
746	ВР	5566089	10/15/96	HOOGENBOOM	364	514A	10/25/94
24	BC	5579052	11/26/96	Artieri	348	416	05/24/94

EXAMINER

DATE CONSIDERED

5/27/97

applicant.

EXAMINER: Initial citation considered. Oraw line through citation if not in conformance and not considered. Include copy of this form with next communication to

L RUGA 1449
(Madified)
MAR asi
(30)
1990 19
100
PRACENT
1.98(b)

U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE

ATTY, DOCKET NO.

SERIAL NO.

09/307239

INFORMATION DISCLOSURE STATEMENT BY APPLICANT

(Use several sheets if necessary)

COPY

APPLICANT Wise at al.

FILING DATE 03/07/95 GRCUP

2783

U.S. PATENT DOCUMENTS

EXAMINER LAITINI		PATENT NUMBER DATE								PATENTEE	CLASS	CLASS SUBCLASS FILE		
المنز	44	3	3	9	3	0	1	2	7/1/75	Whitman at 31.	331	55	12/12/73	
Delit yizupivenc	+3) s	3	÷	2	ŝ	Э	5	6/8/75	Seile isio	3+3	+72.5	3/3/7-1	
74	AC	1.	1	0	7	7	3	0	3/15/73	Grimsdale at al.	364	521	1/25/77	
24	AD	1:	1	1	2	2	0	5	2/27/79	linuma	358	13	7/19/77	

FOREIGN PATENT OR PUBLISHED FOREIGN PATENT APPLICATION

										COUNTRY OR			TRANSLATION		
		C	DOCUMENT NUMBER						PUBLICATION DATE	PATENT OFFICE	CLASS	SUBCLASS	YES	NO	
7:7	AE V	0	1	9	6	9	1	1	08.10.36	£2					
7:4	AF .	10	2	5	5	7	5	7	10.02.88	EP EP	<u> </u>				
244	AG L	10	4	6	8	4	8	0	29.01.92	EP	<u> </u>				

OTHER DOCUMENTS (Including Author, Title, Date**, Relevant Pages, Place of Publication***)

previously cited	 	Chong, "A Data Flow Architecture For Sigital Image Processing," WessenTeen, Tapers No. 4/3, 19/30/64, Anahelm, California, USA, pp. 1-19
24	Al ,	P. Yip, et al., *DIT and DIF Algorithm for Discrete Sine and Cosine Transforms* Proceedings of the International Symposium on Circuits and Systems, IEEE Press, New York, US, Vol. 2/3, 5 June 1985, Kyoto, JP, pages 941-944
	AJ ,	Hisieh S. Hou. "A Fast Recursive Algorithm for Computing the Discrete Cosine Transform," IEEE Transactions on Acoustics, Speech, and Signal Processing, Vol. 35, No. 10, October 1987, IEEE Press, New York, US, pages 1455-1461
previously cited	. AK	Komori et al., 1An Clastic Pipeline Mechanism By Self-Timed Circuits, IEEE Journal Of Solid State Sirouits, Vol. 28, No. 1, 2/88, New York, NY, USA, pp. 111-117
74	AL v	A. Gupta et al., "A Fast Recursive Algorithm for the Discrete Sine Transform," IEEE Transactions on Acoustics, Speech, and Signal Processing, Vol. 38, No. 3, March 1990, IEEE Press, New York, US, pages 553-557
24	AM	H.R. Wu, et al., "A Two Cimensional Fast Cosine Transform Algorithm Based on Hou's Approach," IEEE Transaction on Acoustics, Speech, and Signal Processing, Vol. 39, No. 2, February 1991, IEEE Press, New York, US, pages 544-546

EXAMINER

John Hamily

DATE CONSIDERED

EXAMINER: Initial citation considered. Draw has through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

Form PTC-1449 (Modified)

U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE

ATTY, DOCKET NO. POCO P941004(EPIUSC1CIP

SERIAL NO.

- 59/357 G37

INFORMATION DISCLOSURE STATEMENT BY APPLICANT

(Use several sheets it recassar)

APPLICANT Visa et al.

FILING DATE 03/07/95 GROUP 27 8'3

(37 CFR 1.98(b)

U.S. PATENT DOCUMENTS

EKAMINER INITIAL			2,5	NTEN	IT N	UMS	SER		ISSUE DATE	PATENTEE	CLASS	CLASS SUBCLASS		
pelit visuoiveno	ڼېد	-	<u> -</u>	-	=	÷	-	2	وحنوبيد	عبتو	33-	250	5.5.==	
フデ	AC	4	1	3	3	4	1	3	±/1/90	Whitenouse et al.	358	135	5/15/73	
ببلر	AP	4	2	1	5	3	6	9	7/29/80	lijima	358	146	12/15/73	
<u>ڳن</u> ر	AQ	4	3	0	2	7	7	5	11/24/81	Widergren at al.	358	136	12/15/78	
747	F.A.	1	3	3	÷	2	1	i	5/9/92	Saran	358	25:	5/16/80	
7#	AS	4	4	3	3	3	0	3	2/21/84	Hirata	331	17	12/3/81	
H	AT	4	1	3	7	0	7	2	3/13/84	Asami	331	1A	9/21/82	
745	AU	4	4	9	5	5	2	9	1/22/85	Zasio et al.	377	70	1/25/83	
44	AV	4	5	4	٥	9	0	3	9/10/85	Cooke et al.	367	465	10/17/83	

FOREIGN PATENTS OR PUBLISHED FOREIGN PATENT APPLICATIONS

										COUNTRY OR			TRANSLATION	
		_	COC	UM!	NT.	NUN	1865	! 	PUBLICATION DATE	PATENT OFFICE	CLASS	SUBCLASS	YES	NO
7.4	AW V	0	5	7	2	2	6	2	01.12.93	€:>				
<i>ينل</i> ر	AX V	0	5	7	2	2	ŝ	3	01.12.93	E?	_			
24	AY	0	5	7	ŝ	7	4	9	05.01.94	E?	_			
24	AZ	10	5	3	9	7	3	4	30.03.94	E?			X	
HC	BA 🗸	0	6	3	9	С	3	2	15.02.95	E?				
2#	88	1/2	0	4	5	0	3	5	22.10.30	G8				
74	9C _	. 2	С	5	9	7	2	4	23.04.31	G3	_			
2:4	BD	12	1	7	1	5	7	8	23.08.86	GB				
· 74	8E 🗸	2	1	9	٤	0	3	5	24.02.33	GB	_			

OTHER DOCUMENTS (Including Author, Title, Date**, Relevant Pages, Place of Publication***)

8F	
ag.	
8H	

EXAMINER

20 Marity

DATE CONSIDERED

11/21/96

Form PT0-1443 (Modified)

U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE ATTY. DOCKET NO. 2000 2041004(EP\USC: CIP SERIAL NO.

INFORMATION DISCLOSURE STATEMENT BY APPLICANT

(Use several sheets if necessary)

PRICANT

FILING DATE 03/07/95

GROUP سجندي

(37 CFR 1.98(b)

							U	<u>.S.</u>	PATENT	DOCUMENTS			
EXAMINER INITIAL			PATENT NUMBER						ISSUE	PATENTEE	CLASS	SUBCLASS	FILING DATE
4	31	1 +	5	3	0	0	5	5	4/1/86	Berndt	307	276	3/22/84
フル	BJ BJ	1	S] 3	3	1	3	3	12/15/86	l Yuan	364	200	2/21/84
// _	3K	4	ő	4	ő	1	5	1	2/24/87	Welles II et al.	358	149	2/1/85
	3L	4	6	7	9	1	ő	3	7/7/87	Arnould at al.	364	725	3/8/85
	ам	4	7	4	7	0	7	0	5/24/88	Trottier et al.	364	900	1/9/84
	Ви	1	7	3	5	3	1	9	11/15/88	Kaith at al.	353	136	10/5/87
previously filed	80	4	7	a	9	9	æ	7	12/6/88	Fiannan	364	290	47.86
<u> </u>	32	1	7	9	9	ő	7	7	1/24/89	Frederiksen	273	18	2/24/86
previously filed	96	4	9	£	3	£	9	+	4/13/39	Simon st si:	353	133	11/16/87
74	BR	4	8	2	9	4	6	5	5/9/89	Knauer et al.	364	725	6/19/36
フド	85	4	8	3	1	4	4	0	5/16/89	Borgers et al.	358	133	3/24/88
46	97	4	8	6	6	5	1	0	9/12/89	Goodfellow et al.	358	13	9/30/88
praviously filad	2U	4	a	S	6	6	3	7	9/1 2/69	Gonzaloz-Lopez et al	364	518	16/30/37
<i>.</i>	3∨	1	8	а	7	2	2	4	12/12/89	Okano et al.	364	518	3/24/87

FOREIGN PATENTS OR PUBLISHED FOREIGN PATENT APPLICATIONS

		}	DOC	UMI	ENT	SII IR	100	,	PUBLICATION	COUNTRY OR			TRAN	SLATION
	<u> </u>	_							DATE	PATENT OFFICE	CLASS	SUBCLASS	YES	NO
74	aw v	2	2	6	8	0	3	5	22.12.93	GB				
77/	SX 🗸	2	2	6	9	0	7	0	26.01.34	GВ				<u> </u>
	BY													!
	зz													1

OTHER DOCUMENTS (Including Author, T	Title, Date**,	Relevant Pages,	Place of Publication***
--------------------------------------	----------------	-----------------	-------------------------

	CA	
-	СЗ	
	CC	·

EXAMINER

DATE CONSIDERED

Form PTO-1443 (Modified)

U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE

ATTY, DOCKET NO.

APPLICANT

03/07/95

SERIAL NO.

09/317239

INFORMATION DISCLOSURE STATEMENT BY

Use several sheet it

MPV

Wise at al.
FILING DATE GROUP

GROUP 2302 2783

(37 CFR 1.98(b)

U.S. PATENT DOCUMENTS

	7						U.	<u>s.</u>	PATENT!	DOCUMENTS			
REMIMAXE JAITINI			PATENT NUMBER						SUESI ETAO			SUBCLASS	FILING DATE IF APPROPRIATE
<i>2i</i> ¹ −	СЭ	1	з	9	!	7	3	1	1/2/90	Kato et al.	364	900	1/8/83
74	CE	1	9	0	3	0	1	3	2/20/90	Wiedach et al.	3-1	51	7/16/86
シナ	C.F	1	9	;	2	ē	ŝ	3	3/27/90	Aubia at al.	364	725	5/5/87
46	CG	4	9	2	2	3	1	1	5/1/9C	Strobach	353	136	9/25/83
74	СН	4	9	2	1	2	9	з	5/8/90	Kitamura	358	12	9/15/53
بند_	C:	1	3	2	1	3	0	3	5/3/90	Fauchtwanger	353	133	3/7/89
7#	C1	+	Э	7	5	5	9	5	12/4/90	Roberts at al.	307	272.2	7/20/83
46	СХ	1	9	9	1	1	1	2	2/5/91	Callemyn	364	518	12/21/88
7.5	CL	5	0	0	3	2	0	4.	3/25/91	Cushing at al.	307	465	12/19/89
74	СМ	5	0	2	7	2	1	2	6/25/91	Mariton et al.	358	133	12/6/89
744	CN	5	٥	3	8	2	0	9	8/6/91	Hang	358	136	8/6/91
46	со	5	0	5	3	9	8	5	10/1/91	Friedlander et al.	364	725	10/19/89
74	CP	5	0	5	7	7	3	3	10/15/91	Cowley et al.	331	1A	10/29/90
74	cc	5	0	6	0	2	4	2	10/22/91	Arbeiter	375	122	2/24/89
46	CR	5	0	8	1	4	5	0	1/14/92	/92 Lucas et al		729	3/9/90
71+	cs	5	0	8	6	٤	3	9	2/4/92	Shimura	382	56	7/3/91

FOREIGN PATENTS OR PUBLISHED FOREIGN PATENT APPLICATIONS

			200				405		21212122	COUNTRY OR			TRAN	SLATION
		DOCUMENT NUMBER					٦.	PUBLICATION DATE	PATENT OFFICE	CLASS	SUBCLASS	YES	ИО	
	СТ													
	CU													
	СЛ						Ì	-		 				

OTHER DOCUMENTS (Including Author, Title	e, Date**,	Relevant Pages,	Place of Publication ***)
--	------------	-----------------	---------------------------

cw	
cx	
CY	

EXAMINER

Dan Sauch

DATE CONSIDERED

11/21/96

Form PTC-1449 (Modified)

U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE

ATTY, DOCKET NO. PDDD P941004(EP)USC1CIP SERIAL NO.

09/317239

INFORMATION DISCLOSURE

APPLICANT wise at al.

FILING DATE 03/07/95

GROUP

222 2183

(37 CFR 1.98(b)

U.S. PATENT DOCUMENTS

EXAMINER JAITINI			P	A T E P	IT N	UME	BER		ISSUE DATE	PATENTEE	CLASS	SUBCLASS	FILING DATE
<i>2</i> 77	cz	5	0	9	1	7	2	;	2/25/92	Hamori	3±C	727	12/22/98
///	DA	5	1	С	7	3	4	5	4/21/92	Lae	358	432	5/29/91
	CB	5	1	1	;	2	9	2	5/5/92	Kuriacose et al.	358	133	2/27/91
<u> </u>	эc	5	1	1	3	2	5	5	5/12/92	Nagata et al.	358	136	5/11/90
}	00	5	1	2	2	3	7	3	6/16/92	Gaiin	358	133	2/19/91
24	25	5	1	2	2	3	7	5	6/16/92	Raychaudhuri et al.	358	133	2/27/91
74	CF	5	1	2	4	7	9	٥	6/23/92	Nakayama	358	133	2/20/90
<i>ابن</i>	DG	5	1	2	5	3	1	2	6/30/92	Andrews et al.	358	133	12/26/90
previously filed	3++	=	÷	2	3	3	÷	э	7:7:02	Hannain	395	136	1/23/01
74	CI	5	1	3	0	5	6	8.	7/14/92	Miller et al.	307	272.2	11/5/90
24	01	5	1	3	4	4	3	7	7/29/92	Taguchi et al.	358	209	11/5/90
Jrt	OΚ	5	1	3	4	ŝ	9	7	7/29/92	Scheffler	395	425	12/10/90
7#	DL	5	1	3	6	3	7	1	8/4/92	Savatier et al.	358	133	3/15/90
74	DM	5	1	4	2	3	8	0	8/25/92	Sakagami et al.	358	432	10/18/90
2#	DN	5	1	4	6	3	2	5	9/8/92	Ng	358	135	4/29/91
74	00	5	1	4	6	3	2	õ	9/8/92	Hasegawa	358	135	11/13/90

FOREIGN PATENTS OR PUBLISHED FOREIGN PATENT APPLICATIONS

		DOCUMENT NUMBER							COUNTRY OR			TRANSLATION		
		00	CUM	ENT	NUN	VIBE	R	PUBLICATION DATE	PATENT OFFICE	CLASS	SUBCLASS	YES	NO	
	DP													
	ספ													
	DR													

OTHER DOCUMENTS (Including Author, Title, Date**, Relevant Pages, Place of Publication***)

CS	
DT	
ου	

EXAMINER

Zehn Hourd

DATE CONSIDERED

Form 270-1449 (Modified)

U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE ATTY, DOCKET NO. 2000 2941004(EP\USC1C)2 SERIAL NO.

INFORMATION DISCLOSURE

STATEMENT BY (Use several sh

APPLICANT Wise at al.

FILING DATE 03/07/95

GROUP

(37 CFR 1.98(b)

U.S. PATENT DOCUMENTS

EXAMINER JAITINI			PA	TEN	יא דו	UMB	ER		ISSUE DATE	PATENTEE	CLASS	SUBCLASS	FILING DATE IF APPROPRIATE
<u>کبنہ</u>	٧٥	5	1	1	3	2	7	1	9/15/92	Kato et al.	353	133	4/17/91
ジボ	ow	5	;	1	3	5	2	1	9/15/92	Harlin et al.	395	166	11/29/88
<i>>#</i>	Χם	5	1	5	1	3	7	5	9/29/92	Sato	364	794	10/2/91
<u> </u>	PY	5	1	5	9	<u> </u>	1	9	10/27/92	Ailmendinger	353	136	12/25/91
<i>244</i>	DZ	5	1	6	1	3	1	9	11/17/92	Music	358	13	4/3/91
74	EA	5	1	6	3	3	5	5	12/1/92	Acampora at al.	353	133	12/20/91
40.	E3	5	1	6	3	3	7	5	12/1/92	Reison et al.	358	432	9/18/91
フル	EC	5	1	7	2	0	1	1	12/15/92	Lauthold at al.	307	272.2	6/30/39
4.6	ED	5	1	7	5	6	1	7	12/29/92	Wallacs et al.	358	133	12/4/91
2:4	88	5	1	. 7	9	3	7	2.	1/12/93	West et al.	340	799	3/29/91
ンナ	EF	5	1	а	2	ő	1	2	1/25/93	Gersdorff at al.	358	133	4/19/91
ンボ	EG	5	1	8	4	1	2	4	2/2/93	Molpus et al.	341	50	1/2/91
₩	EH	5	1	8	5	8	1	9	2/9/93	Ng et al.	382	56	4/29/91
24	E!	5	1	3	9	5	2	ŝ	2/23/93	Sasson	358	432	9/21/90
9H	EJ	5	1	9	1	5	4	8	3/2/93	Balkanski et al.	364	725	1/3/92
74	EΧ	5	1	9	3	0	0	2	3/9/93	Guichard at al.	358	133	3/25/91
///	EL	5	2	0	1	0	5	6	4/6/93	Daniel et al.	395	800	5/2/90

FOREIGN PATENTS OR PUBLISHED FOREIGN PATENT APPLICATIONS

								COUNTRY OR	CLASS	SUPOL A SS	TRANSLATION		
		 CUM	IENT	NUN	UBE F	₹	PUBLICATION DATE	PATENT OFFICE	CLASS	SUBCLASS	YES	NO	
E	М												
E	N												
٤	0	T											

OTHER DOCUMENTS (Including Author, Title, Date**, Relevant Pages, Place of Publication***)

EP	
EQ	

EXAMINER

DATE CONSIDERED 11/21/96

Form PTO-1449 (Modified)

U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE ATTY, DOCKET NO. 2000 2941004(EP)USC1C:P

SERIAL NO.

INFORMATION DISCLOSURE STATEMENT BY

(Use several shee

APPLICANT Wise at al.

FILING DATE

03/07/95

GROUP

(37 CFR 1.98(b)

U.S. PATENT DOCUMENTS

ECAMINER INITIAL			,م	ATE!	א דע	IUM!	BER		ISSUE	PATENTEE	CLASS	SUBCLASS	FILING DATE
7:1	ER	5	2	0	2	3	7	7	4/13/93	Boiton at al.	364	725	7/31/90
<u> </u>	ES	5	2	1	2	5	4	3	5/13/93	Ng et al.	353	135	6/16/92
<u> کنار</u>	E7	5	2	1	2	7	4	2	5/18/93	Normile_et al.	382	56	5/24/91
24	€U	5	2	1	÷	5	0	7	5/25/93	Aravind et al.	353	133	11/3/91
24	ΕV	5	2	1	ŝ	7	2	4	6/1/93	Suzuki et al.	382	7	8/23/92
<u> </u>	E,M	5	2	2	3	9	2	5	6/29/93	Stone at ai.	358	133	12/19/91
- 7H	EX	5	2	2	7	3	7	а	7/13/93	Puri et al.	358	136	11/15/91
<i>>#</i>	ΕY	5	2	2	3	0	9	3	7/13/93	Crinon at al.	382	56	6/14/91
///	EZ	5	2	2	3	а	6	3	7/20/93	Kao et al.	353	425	12/24/90
24	FA	5	2	3	1	4	3	4	7/27/93	Gonzales et al.	358	133	11/8/91
24	FB	5	2	3	1	4	в	6	7/27/93	Acampora at al.	358	133	7/27/92
74	FC	5	2	3	3	4	2	0	8/3/93	Piri et al.	358	149	4/10/85
74	FO	5	2	3	3	6	9	0	8/3/93	Sherlock et al.	395	165	7/29/89
344	FĘ	5	2	3	7	4	1	3	8/17/93	Israelsen et al.	358	160	11/19/91
46	FF	5	2	4	1	2	2	2	8/31/93	Small et al.	307	449	12/20/91
- //	FG	5	2	4	1	3	3	3	8/31/93	Chen et al.	358	136	5/13/92

FOREIGN PATENTS OR PUBLISHED FOREIGN PATENT APPLICATIONS

		חחר	1184	EXIT	AII II	MBE	,	PUBLICATION	COUNTRY OR PATENT OFFICE	CLASS	SUBCLASS	TRANSLATION		
	_		, O (V)	CIAI	NU	141051	n 	DATE				YES	NO	
	FH													
	FI												 	
	FJ													

OTHER DOCUMENTS (Including Author, Title, Date**, Relevant Pages, Place of Publication***)

FK	
 FL	
FM	

EXAMINER

DATE CONSIDERED

Form PTO-1443 (Modified)

U.S. DEPARTMENT OF COMMERCS PATENT AND TRADEMARK OFFICE

ATTY, DOCKET NO. 2000 2941004(EP)USC1CIP SERIAL NO.

INFORMATION DISCLOSURE STATEMENT BY AZE C (Use several sheets i

APPLICANT Wise at al.

FILING DATE 03/07/95

GROUP

(37 CFR 1.98(b)

		-					U.	S.	PATENT	DOCUMENTS			
EXAMINER INITIAL			P	ATEN	1T N	UME	BER		ISSUE DATE	PATENTEE	CLASS	SUBCLASS	FILING DATE
74	HF	5	3	0	;	0	1	9	4/5/94	Citta	348	415	9/17/92
717	HG	5	3	0	1	0	3	2	4/5/94	Hong at al.	358	261.2	12/4/92
	нн	5	3	0	1	0	1	0	4/5/94	Hoshi et al.	358	465	4/22/92
717	н	5	3	0	1	;	3	ŝ	4/5/94	McMillan, Jr et ai.	364	725	7/27/93
previously filed	Hij	5	9	Э	-	2	4	2	4/5/94	Gonzaios st si.	382	5-5	8:3:-03
7;4	нк	5	3	0	1	2	7	2	4/5/94	Atkins	395	165	11/25/92
	HL	5	3	0	3	3	4	2	4/12/94	Edge	395	164	12/22/92
24	нм	5	3	0	4	9	5	3	4/19/94	Heim et al.	331	1.4	6/1/93
7#	HN	5	3	0	5	4	3	8	4/19/94	MacKay at al.	395	164	5/19/92
<u> 24</u>	но	5	3	0	9	5	2	7 .	5/3/94	Ohki	382	56	1/15/92
744	НР	5	3	1	1	3	0	9	5/10/94	Ersoz at al.	348	409	5/30/91
74	HQ	5	3	5	1	0	4	7	9/27/94	Behlen	341 -	67	9/21/92
	HR												
	нs												

FOREIGN PATENTS OR PUBLISHED FOREIGN PATENT APPLICATIONS

		DOCUMENT NUMBER					_	COUNTRY OR			TRANSLATION			
					ENI	NU	MBE.	H	PUBLICATION DATE	PATENT OFFICE	CLASS	SUBCLASS	YES	NO
· · · · · · · · · · · · · · · · · · ·	нт													
	H C													
	н٧						Ì				<u> </u>	<u> </u>		

OTHER DOCUMENTS (Including Author, Title, Date**, Relevant Pages, Place of Publication***)

нw	
нх	
НΥ	

EXAMINER

DATE CONSIDERED

EXAMINER: Initial citation considered. Drawline through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

todified)									F COMMERCE			SERIAL NO.	9/3	CO 1
SEP 5	25 INF	ORM	MATION DISCLOSURE MENT BAAPLICANT aral sheets if necessary							APPLICANT Wise at al.		17 00721		
1995	6) (Use	9V8	rai s	het	s if	nece	33 80	wy		FILING DATE 3/7/95		GROUP	3	
			· ·	-	٠		U.	s.	PATENT D	OCUMENTS				
ECAMINER INITIAL			PΔ	TEN	IT N	UME	ER		ISSUE DATE	PATÉNTEE	CLASS	SUBCLASS	1	G DATE
7#	AA	3	9	6	2	5	3	5	6/76	Selle-Isle	340	172.5	_	
24	SA	4	1	4	9	2	4	2	4/79	Pirz	364	200		
2H	AC	4	7	8	9	3	2	7	12/88	Hannah	364	200	_	
74	AD	4	8	2	3	2	٥	1	- 4/18/89	Simon at al.	358	133		
٨	AE	1	8	6	6	ō	3	7	9/12/89	Gonzalez-Lopez et al	364	518	_	
<u> </u>	AF	5	1	2	9	0	5	9	7/7/92	Hannah	395	166	_	_
24	ÄG	5	2	8	9	2	7	.6	2/22/94	Siracusa et al.	348	467	_	_
24	АН	5	2	8	9	5	7	7	2/22/94	Gonzales et al.	395	163		
74	Al	5	3	0	1	2	4	2	4/5/94	Gonzales et al.	382	56		
	LA									-				
	FOREI	GN	PA	\TE	רא	ГО	R F	PUE	SLISHED F	OREIGN PATEN	T APPL	ICATION	;	
	· ·				PUBLICATION	COUNTRY OR			TRANS	LATIO				
DOCUMENT NUMBER PUBLICATION DATE	PATENT OFFICE	CLASS	ASS SUBCLASS	YES	NO									
	AK													
	AL													
	АМ													

Chong, "A Data Flow Architecture For Digital Image Processing," Wescon Tech. Papers No. 4/6, TH 10/30/84, Anaheim, California, USA, pp. 1-10 AO L Komori et al., "An Elastic Pipelline Mechanism By Self-Timed Circuits, IEEE Journal Of Solid-State 74 Circuits, Vol. 23, No. 1, 2/88, New York, NY, USA, pp. 111-117 AP

EXAMINER

DATE CONSIDERED 11/21/96

EXAMINER: Initial citation considered. Braw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

signals HIGH.

5

10

15

20

Comparing the state of the pipeline in Cycle 4 and Cycle 5, it can be seen that the provision of secondary storage elements, enables the pipeline embodiment shown in Fig. 2 to expand, that is, to free up data storage elements into which valid data can be advanced. For example, in Cycle 4, the data blocks D1, D2 and D3 form a "solid wall" since their data cannot be transferred until the ACCEPT signal into Stage F goes HIGH. Once this signal does become HIGH, however, data D1 is shifted out of the pipeline, data D2 is shifted into the primary storage elements of Stage F, and the secondary storage elements of Stage F become free to accept new data if the following device is not able to receive the data D2 and the pipeline must once again "compress". This is shown in Cycle 6, for which the data D3 has been shifted into the secondary storage elements of Stage F and the data D4 has been passed on from Stage D to Stage E as normal.

Figs. 3a(1), 3a(2), 3b(1) and 3b(2) (which are referred to collectively as Fig. 3) illustrate generally a preferred embodiment of the pipeline. This preferred embodiment implements the structure shown in Fig. 2 using a two-phase, non-overlapping clock with phases Ø0 and Ø1. Although a two-phase clock is preferred, it will be appreciated that it is also possible to drive the various embodiments of the invention using a clock with more than two phases.

25

30

As shown in Fig. 3, each pipeline stage is represented as having two separate boxes which illustrate the primary and secondary storage elements. Also, although the VALID signal and the data lines connect the various pipeline stages as before, for ease of illustration, only the ACCEPT signal is shown in Fig. 3. A change of state during a clock phase of certain of the ACCEPT signals is indicated in Fig. 3 using an upward-pointing arrow for changes from LOW to HIGH. Similarly, a downward-pointing arrow for changes from HIGH to



LOW. Transfer of data from one storage element to another is indicated by a large open arrow. It is assumed that the VALID signal out of the primary or secondary storage elements of any given stage is HIGH whenever the storage elements contain valid data.

5

10

15

In Fig. 3, each cycle is shown as consisting of a full period of the non-overlapping clock phases Ø0 and Ø1. As is explained in greater detail below, data is transferred from the secondary storage elements (shown as the left box in each stage) to the primary storage elements (shown as the right box in each stage) during clock cycle Ø1, whereas data is transferred from the primary storage elements of one stage to the secondary storage elements of the following stage during the clock cycle Ø0. Fig. 3 also illustrates that the primary and secondary storage elements in each stage are further connected via an internal acceptance line to pass an ACCEPT signal in the same manner that the ACCEPT signal is passed from stage to stage. In this way, the secondary storage element will know when it can pass its date to the primary storage element.

Fig. 3 shows the ø1 phase of Cycle 1, in which data D1, D2 and D3, which were previously shifted into the secondary storage elements of Stages E, D, and B, respectively, are shifted into the primary storage elements of the respective stage. During the ø1 phase of Cycle 1, the pipeline, therefore, assumes the same configuration as is shown as Cycle 1 of FIG 2. As before, the ACCEPT signal into Stage F is assumed to be LOW. As Fig. 3 illustrates, however, this means that the ACCEPT signal into the primary storage element of Stage F is LOW, but

since this storage element does not contain valid data, it sets the ACCEPT signal into its secondary storage element HIGH.

30

The ACCEPT signal from the secondary storage elements of Stage F into the primary storage elements of Stage E is also



set HIGH since the secondary storage elements of Stage F do not contain valid data. As before, since the primary storage elements of Stage F are able to accept data, data in all the upstream primary and secondary storage elements can be shifted downstream without any valid data being overwritten. The shift of data from one stage to the next takes place during the next Ø0 phase in Cycle 2. For example, the valid data D1 contained in the primary storage element of Stage E is shifted into the secondary storage element of Stage F, the data D4 is shifted into the pipeline, that is, into the secondary storage element of Stage A, and so forth.

10

15

20

25

30

5

The primary storage element of Stage F still does not contain valid data during the Ø0 phase in Cycle 2 and, therefore, the ACCEPT signal from the primary storage elements into the secondary storage elements of Stage F remains HIGH. During the Ø0 phase in Cycle 2, data can therefore be shifted yet another step to the right, i.e., from the secondary to the primary storage elements within each stage.

However, once valid data is loaded into the primary storage elements of Stage F, if the ACCEPT into Stage F from the downstream device is still LOW, it is not possible to shift data out of the secondary storage element of Stage F without overwriting and destroying the valid data D1. The ACCEPT signal from the primary storage elements into the secondary storage elements of Stage F therefore goes LOW. Data D2, however, can still be shifted into the secondary storage of Stage F since it did not contain valid data and its ACCEPT signal out was HIGH.

During the ø1 phase of Cycle 3, it is not possible to shift data D2 into the primary storage elements of Stage F, although data can be shifted within all the previous stages. Once valid data is loaded into the secondary storage elements of Stage F, however, Stage F is not able to pass on this



data. It signals this event setting its ACCEPT signal out LOW.

5

10

15

20

25

30

Assuming that the ACCEPT signal into Stage F remains LOW, data upstream of Stage F can continue to be shifted between stages and within stages on the respective clock phases until the next valid data block D3 reaches the primary storage elements of Stage E. As illustrated, this condition is reached during the Ø1 phase of Cycle 4.

During the Ø0 phase of Cycle 5, data D3 has been loaded into the primary storage element of Stage E. Since this data cannot be shifted further, the ACCEPT signal out of the primary storage elements of Stage E is set LOW. Upstream data can be shifted as normal.

Assume now, as in Cycle 5 of Fig. 2, that the device connected downstream of the pipeline is able to accept pipeline data. It signals this event by setting the ACCEPT signal into pipeline Stage F HIGH during the ø1 phase of Cycle 4. The primary storage elements of Stage F can now shift data to the right and they are also able to accept new data. Hence, the data D1 was shifted out during the ø1 phase of Cycle 5 so that the primary storage elements of Stage F no longer contain data that must be saved. During the ø1 phase of Cycle 5, the data D2 is, therefore, shifted within Stage F from the secondary storage elements to the primary storage elements. The secondary storage elements of Stage F are also able to accept new data and signal this by setting the ACCEPT signal into the primary storage elements of Stage E HIGH. During transfer of data within a stage, that is, from its secondary to its primary storage elements, both sets of storage elements will contain the same data, but the data in the secondary storage elements can be overwritten with no data loss since this data will also be held in the primary storage elements. The same holds true for data transfer from the primary storage elements of one stage into the secondary



storage elements of a subsequent stage.

Assume now, that the ACCEPT signal into the primary storage elements of Stage F goes LOW during the Ø1 phase in Cycle 5. This means that Stage F is not able to transfer the data D2 out of the pipeline. Stage F, consequently, sets the ACCEPT signal from its primary to its secondary storage elements LOW to prevent overwriting of the valid data D2. The data D2 stored in the secondary storage elements of Stage F, however, can be overwritten without loss, and the data D3, 10 is therefore, transferred into the secondary storage elements of Stage F during the Ø0 phase of Cycle 6. Data D4 and D5 can be shifted downstream as normal. Once valid data D3 is stored in Stage F along with data D2, as long as the ACCEPT signal into the primary storage elements of Stage F is LOW, neither of the secondary storage elements can accept new data, and it signals this by setting the ACCEPT signal into Stage E LOW.

When the ACCEPT signal into the pipeline from the downstream device changes from LOW to HIGH or vice versa, this change does not have to propagate upstream within the pipeline further than to the immediately preceding storage elements (within the same stage or within the preceding pipeline stage). Rather, this change propagates upstream within the pipeline one storage element block per clock phase.

As this example illustrates, the concept of a "stage" in the pipeline structure illustrated in Fig. 3 is to some extent a matter of perception. Since data is transferred within a stage (from the secondary to the primary storage elements) as it is between stages (from the primary storage elements of the upstream stage into the secondary storage elements of the neighboring downstream stage), one could just as well consider a stage to consist of "primary" storage elements followed by "secondary storage elements" instead of

as illustrated in Fig. 3. The concept of "primary" and "secondary" storage elements is, therefore, mostly a question of labeling. In Fig. 3, the "primary" storage elements can also be referred to as "output" storage elements, since they are the elements from which data is transferred out of a stage into a following stage or device, and the "secondary" storage elements could be "input" storage elements for the same stage.

In explaining the forementioned embodiments, as shown in Figs. 1-3, only the transfer of data under the control of the ACCEPT and VALID signals has been mentioned. It is to be further understood that each pipeline stage may also process the data it has received arbitrarily before passing it between its internal storage elements or before passing it to the following pipeline stage. Therefore, referring once again to Fig. 3, a pipeline stage can, therefore, be defined as the portion of the pipeline that contains input and output storage elements and that arbitrarily processes data stored in its storage elements.

Furthermore, the "device" downstream from the pipeline Stage F, need not be some other type of hardware structure, but rather it can be another section of the same or part of another pipeline. As illustrated below, a pipeline stage can set its ACCEPT signal LOW not only when all of the downstream storage elements are filled with valid data, but also when a stage requires more than one clock phase to finish processing its data. This also can occur when it creates valid data in one or both of its storage elements. In other words, it is not necessary for a stage simply to pass on the ACCEPT signal based on whether or not the immediately downstream storage elements contains valid data that cannot be passed on. Rather the ACCEPT signal itself may also be altered within the stage or, by circuitry external to the stage, in order to control the passage of data between adjacent storage

elements. The VALID signal may also be processed in an analogous manner.

A great advantage of the two-wire interface (one wire for each of the VALID and ACCEPT signals) is its ability to control the pipeline without the control signals needing to propagate back up the pipeline all the way to its beginning stage. Referring once again to Fig. 1, Cycle 3, for example, although stage F "tells" stage E that is cannot accept data, and stage E tells stage D, and stage D tells stage C. Indeed, it there had been more stages containing valid data, then this signal would have propagated back even further along the pipeline. In the embodiment shown in Fig. 3, Cycle 3, the LOW ACCEPT signal is not propagated any further upstream than to Stage E and, then, only to its primary storage elements.

15 As described below, this embodiment is able to achieve this flexibility without adding significantly to the silicon area that is required to implement the design. Typically, each latch in the pipeline used for data storage requires only a single extra transistor (which lays out very efficiently in silicon). In addition, two extra latches and a small number of gates are preferably added to process the ACCEPT and VALID signals that are associated with the data latches in each half-stage.

Fig. 4 illustrates a hardware structure that implements a stage as shown in Fig. 3.

25

30

20

5

10

By way of example only, it is assumed that eight-bit data is to be transferred (with or without further manipulation in optional combinatorial logic circuits) in parallel through the pipeline. However, it will be appreciated that either more or less than eight-bit data can be used in practicing the invention. Furthermore, the two-wire interface in accordance with the embodiment is, however, suitable for use with any data bus width, and the data bus width may even

change from one stage to the next if a particular application so requires. The interface in accordance with this embodiment can also be used to process analog signals.

As discussed previously, while other conventional timing arrangements may be used, the interface is preferably controlled by a two-phase, non-overlapping clock. In Figs. 4-9, these clock phase signals are referred to as PHO and PH1. In Fig. 4, a line is shown for each clock phase signal.

Input data enters a pipeline stage over a multi-bit data bus IN_DATA and is transferred to a following pipeline stage or to subsequent receiving circuitry over an output data bus OUT_DATA. The input data is first loaded in a manner described below into a series of input latches (one of each input data signal) collectively referred to as LDIN, which constitute the secondary storage elements described above.

In the illustrated example of this embodiment, it is assumed that the Q outputs of all latches follow their D inputs, that is, they are "loaded", when the clock input is HIGH, i.e., at a logic "1" level. Additionally, the Q outputs hold their last values. In other words, the Q outputs are "latched" on the falling edge of their respective clock signals. Each latch has for its clock either one of two non-overlapping clock signals PH0 and PH1 (as shown in Fig. 5), or the logical AND combination of one of these clock signals PH0, PH1 and one logic signal. The invention works equally well, however, by providing latches that latch on the rising edges of the clock signals, or any other known latching arrangement, as long as conventional methods are applied to ensure proper timing of the latching operations.

20

25

The output data from the input data latch LDIN passes via an arbitrary and optional combinatorial logical circuit B1, which may be provided to convert output data from input latch LDIN into intermediate data, which is then later loaded in an output latch LDOUT, which comprises the primary storage

elements described above. The output from the output data latch LDOUT may similarly pass through an arbitrary and optional combinatorial logic circuit B2 before being passed onward as OUT_DATA to the next device downstream. This may be another pipeline stage or any other device connected to the pipeline.

In the practice of the present invention, each stage of the pipeline also includes a validation input latch LVIN, a validation output latch LVOUT, an acceptance input latch LAIN, and an acceptance output latch LAOUT. Each of these four latches is, preferably, a simple, single-stage latch. The outputs from latches LVIN, LVOUT, LAIN and LAOUT are, respectively, QVIN, QVOUT, QAIN, QAOUT. The output signal QVIN from the validation input latch is connected either directly as an input to the validation output latch LVOUT, or via intermediate logic devices or circuits that may alter the signal.

15

20

10

5

Similarly, the output validation signal QVOUT of a given stage may be connected either directly to the input of the validation input latch QVIN of the following stage, or via intermediate devices or logic circuits, which may alter the validation signal. This output QVIN is also connected to a logic gate (to be described below), whose output is connected to the input of the acceptance input latch LAIN. The output QAOUT from the acceptance output latch LAOUT is connected to a similar logic gate (described below), optionally via another logic gate.

25

30

As shown in Fig. 4, the output validation signal QVOUT forms an OUT_VALID signal that can be received by subsequent stages as an IN_VALID signal, or simply to indicate valid data to subsequent circuitry connected to the pipeline. The readiness of the following circuit or stage to accept data is indicated to each stage as the signal OUT_ACCEPT, which is connected as the input to the acceptance output latch LAOUT,



preferably via logic circuitry, which is described below. Similarly, the output QAOUT of the acceptance output latch LAOUT is connected as the input to the acceptance input latch LAIN, preferably via logic circuitry, which is described below.

5

10

15

20

25

In practicing the present invention, the out signals QVIN, QVOUT from the validation latches LVIN, LVOUT are combined with the acceptance signals QAOUT, OUT_ACCEPT, respectively, to form the inputs to the acceptance latches LAIN, LAOUT, respectively. In the embodiment illustrated in Fig. 4, these input signals are formed as the logical NAND combination of the respective validation signals QVIN, QVOUT, with the logical inverse of the representative acceptance output signals QAOUT, OUT_ACCEPT. Conventional logic gates, NAND1 and NAND2, perform the NAND operation, and the inverters INV1, INV2 form the logical inverses of the respective acceptance signals.

As is well known in the art of digital design, the output from a NAND gate is a logical "1" when any or all of its input signals are in the logical "0" state. The output from a NAND gate is, therefore, a logical "0" only when all of its inputs are in the logical "1" state. Also well known in the art, is that the output of a digital inverter such as INV1 is a logical "1" when its input signal is a "0" and is a "0" when its input signal is a "1"

The inputs to the NAND gate NAND1 are, therefore, QVIN and NOT (QAOUT), where "NOT" indicates binary inversion. Using known techniques, the input to the acceptance latch LAIN can be resolved as follows:

NAND(QVIN, NOT(QAOUT)) = NOT (QVIN) OR QAOUT

In other words, the combination of the inverter INV1 and the NAND gate NAND1 is a logical "1" either when the signal QVIN is a "0" or the signal QAOUT is a "1, or both. The gate NAND1 and the inverter INV1 can, therefore, be



implemented by a single OR gate that has one of its inputs tied directly to the QAOUT output of the acceptance latch LAOUT and its other input tied to the inverse of the output signal QVIN of the validation input latch LVIN.

5

10

15

20

As is well known in the art of digital design, many latches suitable for use as the validation and acceptance latches may have two outputs, Q and NOT (Q), that is, Q and its logical inverse. If such latches are chosen, the one input to the OR gate can, therefore, be tied directly to the NOT (Q) output of the validation latch LVIN. The gate NAND1 and the inverter INV1 can be implemented using well known conventional techniques. Depending on the latch architecture used, however, it may be more efficient to use a latch without an inverting output, and to provide instead the gate NAND1 and the inverter INV1, both of which also can be implemented efficiently in a silicon device. Accordingly, any known arrangement may be used to generate the Q signal and/or its logical inverse.

The data and validation latches LDIN, LDOUT, LVIN and LVOUT, load their respective data inputs when both clock signals (PHO at the input side and PH1 at the output side) and the output from the acceptance latch of the same side are logical "1". Thus, the clock signal (PHO for the input latches LDIN and LVIN) and the output of the respective acceptance latch (in this case, LAIN) are used in a logical AND manner and data is loaded only when they are both logical "1".

In particular applications, such as CMOS implementations of the latches, the logical AND operation that controls the loading (via the illustrated CK or enabling "input") of the latches can be implemented easily in a conventional manner by connecting the respective enabling input signals (for example, PHO and QAIN for the latches LVIN and LDIN), to the gates of MOS transistors connected in series in the input

lines of the latches. Consequently, is necessary to provide an actual logic AND gate, which might cause problems of timing due to propagation delay in high-speed applications. The AND gate shown in the Fig.s, therefore, only indicates the logical function to be performed in generating the enable signals of the various latches.

Thus, the data latch LDIN loads input data only when PHO and QAIN are both "1". It will latch this data when either of these two signals goes to a "0".

Although only one of the clock phase signals PHO and PH1, is used to clock the data and validation latches at the input (and output) side of the pipeline stage, the other clock phase signal is used, directly, to clock the acceptance latch at the same side. In other words, the acceptance latch on either side (input or output) of a pipeline stage is preferably clocked "out of phase" with the data and validation latches on the same side. For example, PH1 is used to clock the acceptance input latch, although PH0 is used in generating the clock signal CK for the data latch LDIN and the validation latch LVIN.

As an example of the operation of a pipeline augmented by the two-wire validation and acceptance circuitry assume that no valid data is initially presented at the input to the circuit, either from a preceding pipeline stage, or from a transmission device. In other words, assume that the validation input signal IN_VALID to the illustrated stage has not gone to a "1" since the system was most recently reset. Assume further that several clock cycles have taken place since the system was last reset and, accordingly, the circuitry has researched a steady-state condition. The validation input signal QVIN from the validation latch LVIN is, therefore, loaded as a "0" during the next positive period of the clock PHO. The input to the acceptance input latch LAIN (via the gate NAND1 or another equivalent gate).

is, therefore, loaded as a "1" during the next positive period of the clock signal PH1. In other words, since the data in the data input latch LDIN is not valid, the stage signals that it is ready to accept input data (since it does not hold any data worth saving).

5

In this example, note that the signal IN_ACCEPT is used to enable the data and validation latches LDIN and LVIN. Since the signal IN_ACCEPT at this time is a "1", these latches effectively work as conventional transparent latches so that whatever data is on the IN_DATA bus simply is loaded into the data latch LDIN as soon as the clock signal PH0 goes to a "1". Of course, this invalid data will also be loaded into the next data latch LDOUT of the following pipeline stage as long as the output QAOUT from its acceptance latch is a "1".

15

20

10

Hence, as long as a data latch does not contain valid data, it accepts or "loads" any data presented to it during the next positive period of its respective clock signal. On the other hand, such invalid data is not loaded in any stage for which the acceptance signal from its corresponding acceptance latch is low (that is, a "0"). Furthermore, the output signal from a validation latch (which forms the validation input signal to the subsequent validation latch) remains a "0" as long as the corresponding IN_VALID (or QVIN) signal to the validation latch is low.

25

When the input data to a data latch is valid, the validation signal IN_VALID indicates this by rising to a "1". The output of the corresponding validation latch then rises to a "1" on the next rising edge of its respective clock phase signal. For example, the validation input signal QVIN of latch LVIN rises to a "1" when its corresponding IN_VALID signal goes high (that is, rises to a "1") on the next rising edge of the clock phase signal PH0.

30

Assume now, instead, that the data input latch LDIN contains valid data. If the data output latch LDOUT is ready



to accept new data, its acceptance signal QAOUT will be a "1". In this case, during the next positive period of the clock signal PH1, the data latch LDOUT and validation latch LVOUT will be enabled, and the data latch LDOUT will load the data present at its input. This will occur before the next rising edge of the other clock signal PH0, since the clock signals are non-overlapping. At the next rising edge of PH0, the preceding data latch (LDIN) will, therefore, not latch in new input data from the preceding stage until the data output latch LDOUT has safely latched the data transferred from the latch LDIN.

Accordingly, the same sequence is followed by every adjacent pair of data latches (within a stage or between adjacent stages) that are able to accept data, since they will be operating based on alternate phases of the clock. Any data latch that is not ready to accept new data because it contains valid data that cannot yet be passed, will have an output acceptance signal (the QA output from its acceptance latch LA) that is LOW, and its data latch LDIN or LDOUT will not be loaded. Hence, as long as the acceptance signal (the output from the acceptance latch) of a given stage or side (input or output) of a stage is LOW, its corresponding data latch will not be loaded.

Fig. 4 also shows a reset feature included in a preferred embodiment. In the illustrated example, a reset signal NOTRESET0 is connected to an inverting reset input R (inversion is hereby indicated by a small circle, as is conventional) of the validation output latch LVOUT. As is well known, this means that the validation latch LVOUT will be forced to output a "0" whenever the reset signal NOTRESET0 becomes a "0". One advantage of resetting the latch when the reset signal goes low (becomes a "0") is that a break in transmission will reset the latches. They will then be in their "null" or reset state whenever a valid transmission

begins and the reset signal goes HIGH. The rest signal NOTRESTO, therefore, operates as a digital "ON/OFF" switch, such that it must be at a HIGH value in order to activate the pipeline.

Note that it is not necessary to reset all of the latches that hold valid data in the pipeline. As depicted in Fig. 4, the validation input latch LVIN is not directly reset by the reset signal NOTRESETO, but rather is reset indirectly. Assume that the reset signal NOTRESETO drops to a "0". The validation output signal QVOUT also drops to a "0", regardless of its previous state, whereupon the input to the acceptance output latch LAOUT (via the gate NAND1) goes HIGH. The acceptance output signal QAOUT also rises to a "I". This QAOUT value of "1" is then transferred as a "1" to the input of the acceptance input latch LAIN regardless of the state of the validation input signal QVIN. The acceptance input signal QAIN then rises to a "1" at the next rising edge of the clock signal PH1. Assuming that the validation signal IN_VALID has been correctly reset to a "0", then upon the subsequent rising edge of the clock signal PH0, the output from the validation latch LVIN will become a "0", as it would have done if it had been reset directly.

As this example illustrates, it is only necessary to reset the validation latch in only one side of each stage (including the final stage) in order to reset all validation latches. In fact, in many applications, it will not be necessary to reset every other validation latch: If the reset signal NOTRESETO can be guaranteed to be low during more than one complete cycle of both phases PHO, PH1 of the clock, then the "automatic reset" (a backwards propagation of the rest signal) will occur for validation latches in preceding pipeline stages. Indeed, if the reset signal is held low for at least as many full cycles of both phases of the clock as there are pipeline stages, it will only be

☐ COPY

Register Name	A	age .	Description
,	Size/Dir,	Reset State	
non_aligned_start_event	1 rw	0	When ignore_non_aligned is set to 1, start codes that are not byte aligned are ignored (treated as normal data)
non aligned start most	1	0	When ignore_non_aligned is set to 0, H.261 and MPEG start codes will be detected
non_aligned_start_mask	rw	U	regardless of byte alignment and the non- aligned start event will be generated. If the mask register is set to 1 then the event will
·	-		cause an interrupt and the start code detector will stop. See A.11.6.
Ignore_non_aligned	1 rw	O	If the coding standard is configured as JPEG Ignore_non_aligned is ignored and the non-aligned start event will never be generated.
discard_extension_data	1 rw	0	When these registers are set to 1 extension or user data that cannot be decoded by the Spatial Decoder is discarded by the start
discard_user_data	1 rw	0	code detector. See A.11.3.3.
discard_all_data	1 rw	0	When set to 1 all data and Tokens are discarded by the start code detector. This continues until a FLUSH Token is supplied or the register is set to 0 directly.
			The FLUSH Token that resets this register is discarded and not output by the start code detector. See A.11.5.1.
Insert_sequence_start	1 rw		See A.11.7

Table A.11.1 Start code detector Registers (Sheet 4 of 5)



Register Name	Size/Dir.	Reset State	Description
start_code_search	3 rw	5	When this register is set to 0 the start code detector operates normally. When set to a higher value the start code detector discards data until the specified type of start code is detected. When the specified start code is detected the register is set to 0 and normal operation follows. See A.11.8.
start_code_detector_coding_standard	2 rw	0	This register configures the coding standard used by the start code detector. The register can be loaded directly or by using a CODING_STANDARD Token. Whenever the start code detector generates a CODING_STANDARD Token (see A.11.7.4 on page 109) it carries its current coding standard configuration. This Token will then configure the coding standard used by all other parts of the decoder chip-set. See A.21.1 on page 180 and A.11.7.
picture_number	rw	O	Each time the start coded detector detects a picture start code in the data stream (or the H.261 or JPEG equivalent) a PICTURE_START Token is generated which carries the current value of picture_number. This register then increments.

Table A.11.1 Start code detector Registers (Sheet 5 of 5)



Register Name	Size/Dir.	Reset State	Description
length_count	16 r0	0	This register contains the current value of the JPEG length count. This register is modified under the control of the coded data clock and should only be read via the MPI when the start code detector is stopped.

Table A.11.2 Start code detector test registers

A.11.3 Conversion of start codes to Tokens

In normal operation the function of the Start Code Detector is to identify start codes in the data stream and to then convert them to the appropriate start code Token. In the simplest case, data is supplied to the Start code Detector in a single long DATA Token. The output of the Start Code Detector is a number of shorter DATA Tokens interleaved with start code Tokens.

5

10

Alternatively, in accordance with the present invention, the input data to the Start Code Detector could be divided up into a number of shorter DATA Tokens. There is no restriction on how the coded data is divided into DATA Tokens other than that each DATA Token must contain 8 x n bits where n is an integer.

Other Tokens can be supplied directly to the input of the Start Code Detector. In this case, the Tokens are passed through the Start Code Detector with no processing



to other stages of the Spatial Decoder. These Tokens can only be inserted just before the location of a start code in the coded data.

A.11.3.1 Start code formats

Three different start code formats are recognized by the Start Code Detector of the present invention. This is configured via the register, start_code_detector_coding_standard.

	Coding Standard	Start Code Pattern (hex)	Size of start and
	MPEG	0x00 0x00 0x01 <value></value>	Size of start code value 8 bit
	JPEG	0xFF <value></value>	8 bit
1	H.261	0x00 0x01 <value></value>	4 bit

Table A.11.3 Start code formats

10 A.11.3.2 Start code Token equivalents

Having detected a start code, the Start Code Detector studies the value associated with the start code and generates an appropriate Token. In general, the Tokens are named after the relevant MPEG syntax. However, one of ordinary skill in the art will appreciate that the Tokens can follow additional naming formats. The coding standard currently selected configures the relationship between start code value and the Token generated. This relationship is shown in Table A.11.4.

		Start Co	de Value	
Start code	MPEG	H.261	JPEG	JPEG
Token generated		" 、		
	(hex)	(hex)	(hex)	(name)
PICTURE_START	0x00	0x00	0xDA	SOS
SLICE_START ^a	0x01 to	0x01 to	0xDA to	RST₀to
	0xAF	0x0C	0xD7	RST ₇
SEQUENCE_START	0xB3		0xB8	SOI
SEQUENCE_END	0xB7		0xD9	EOI
GROUP_START	0xB8		0xC0	SOF ₀ ^b
USER_DATA	0XB2		0XE0 to	APP₀ to
			0xEF	APP _F
·			0XFE	СОМ
EXTENSION_DATA	0xB5		0xC8	JPEG
			0xF0 to	JPG₀ to
			0xFD	JPG₀
·			0x02 to	RES
			0xBF	
·			0xC1 to	SOF₁ to
			OvCB	COE
			0xCB	SOF ₁₁
DUT MADICED			0xCC	DAC
DHT_MARKER	ļ		0xC4	DHT
DNL_MARKER			0xDC	DNL
DQT_MARKER			0xDB	DQT
DRI_MARKER			0xDD	DRI

Table A.11.4 Tokens from start code values

- a. This Token contains an 8 bit data field which is loaded with a value determined by the start code value.
- b. Indicates start of baseline DCT encoded data.



oriented) systems. Start codes in MPEG data should normally be byte aligned. However, the standard is designed to be allow bit serial searching for start codes (no MPEG bit pattern, with any bit alignment, will look like a start code, unless it is a start code). So, an MPEG decoder can be designed that will tolerate loss of byte alignment in serial data communications.

If a non-aligned start code is found, it will normally indicate that a communication error has previously occurred. If the error is a "bit-slip" in a bit-serial communications system, then data containing this error will have already been passed to the decoder. This error is likely to cause other errors within the decoder. However, new data arriving at the Start Code Detector can continue to be decoded after this loss of byte alignment.

10

15

By setting ignore_non_aligned = 0 and non_aligned_start_mask = 1, an interrupt can be generated if a non-aligned start code is detected. The response will depend upon the application. All subsequent start codes will be non-aligned (until byte alignment is restored). Accordingly, setting non_aligned_start_mask = 0 after byte alignment has been lost may be appropriate.

		•	
	MPEG	JPEG	H.251
lgnore_non_aligned	0	1	0
non_aligned_start_mask	1	0	
		<u> </u>	, , ,

Table A.11.5 Configuring for byte alignment



SECTION A.14 Video Demux

The Video Demux or Video parser as it is also called, completes the task of converting coded data into Tokens started by the Start Code Detector. There are four main processing blocks in the Video Demux: Parser State Machine, Huffman decoder (including an ITOD), Macroblock counter and ALU.

The Parser or state machine follows the syntax of the coded video data and instructs the other units. The Huffman decoder converts variable length coded (VLC) data into integers. The Macroblock counter keeps track of which section of a picture is being decoded. The ALU performs the necessary arithmetic calculations.

A.14.1 Video Demux registers

10

Register name	Size/Dir.	Reset State	Description
demux_access	1	0	This access bit stops the operation of the Video Demux so that it's various registers can be accessed reliably. See A.6.4.1.
CED_H_CTRL[7]	w		
huffman_error_code	3		When the Video Demux stops following the generation of a huffman_event interrupt request this 3 bit register holds a value
CED_H_CTRL[6:4]	ro		indicating why the interrupt was generated. See A.14.5.1.
parser_error_code	8		When the Video Demux stops following the generation of a parser_event interrupt request this 8 bit register holds a value indicating
CED_H_DMUX_ERR	ro		why the interrupt was generated. See A.14.5.2.
demux_keyhole_address	12	×	Keyhole access to the Video Demux's extended address space. See A 6.4.3 for more information about accessing registers through a
CED_H_KEYHOLE_ADDR	w		keyhole.
demux_keyhole_data	8	×	Tables A.14.2, A.14.3 and A.14.4 describe the registers that can be
CED_H_KEYHOLE	ſw		accessed via the keyhole.

Table A.14.1 Top level Video Demux registers

Register name	Size/Dir.	Reset State	Description
dummy_last_picture CED_H_ALU_REGO r_rom_control r_dummy_last_frame_bit	1 rw	0	When this register is set to 1 the Video Demux will generate information for a "dummy" intra picture as the last picture of an MPEG sequence. This function is useful when the Temporal Decoder is configured for automatic picture re-ordering (see A.18.3.5, "Picture sequence re-ordering") to flush the last P or I picture out of the Temporal Decoder. No "dummy" picture is required if: the Temporal Decoder is not configured for re-ordering another MPEG sequence will be decoded immediately (as this will also flush out the last picture)
field_info CED_H_ALU_REGO r_rom_control r_field_info_bit	1 nw	0	the coding standard is not MPEG When this register is set to 1 the first byte of any MPEG extra_information_picture is placed in the FIELD_INFO Token. See A.14.7.1.
continue CED_H_ALU_REG0 r_rom_control r_field_continue_bit	1 rw	0	This register allows user software to control how much extra, user or extension data it wants to receive when it is detected by the decoder. See A.14.6 and A.14.7
rom_revision CED_H_ALU_REG1 r_rom_revision	ю 8		Immediately following reset this holds a copy of the microcode ROM revision number. This register is also used to present to control software data values read from the coded data. See A.14.6, "Receiving User and Extension data", on page 148 and A.14.7, "Receiving Extra Information".

Table A.14.1 Top level Video Demux registers (contd)

Register name	Size/Dir.	Reset State	Description
huffman_event	1 rw	0	A Huffman event is generated if an error is found in the coded data. See A.14.5.1 for a description of these events. If the mask register is set to 1 then an interrupt can be generated and the
huffman_mask	1 rw	0	Video Demux will stop. If the mask register is set to 0 then no interrupt generated and the Video Demux will attempt to recover from the error.
parser_event	1 rw	0	A Parser event can be in response to errors in the coded data or to the arrival of information at the Video Demux that requires software intervention. See A.14.5.2 for a description of these events. If the mask register is set to 1 then an intervent can be generated and the Video
parser_mask	12 rw	x	register is set to 1 then an interrupt can be generated and the Video Demux will stop. If the mask register is set to 0 then no interrupt is generated and the Video Demux will attempt to continue.

Table A.14.1 Top level Video Demux registers (contd)

Register name	size/dir.	Reset State	Description
component_name_0 component_name_1 component_name_2 component_name_3	8 rw	x	During JPEG operation the register component_name_n holds an 8 bit value indicating (to an application) which colour component has the component ID n.
horiz_pels vert_pels	16 rw	x	These registers hold the horizontal and vertical dimensions of the video being decoded in pixels. See section A.14.2.
	rw	^	
horiz_macroblocks	16 rw	x	These registers hold the horizontal and vertical dimensions of the video being decoded in macroblocks. See section A 14.2.
vert_macroblocks	16 rw	x	

Table A.14.2 video demux picture construction registers

Register name	Size/Dir.	Reset State	Description
max_h	2 rw	x	These registers hold the macroblock width and height in blocks (8 x 8 pixels). The values 0 to 3 indicate a width/height of 1 to 4 blocks See section A.14.2.
max_v	2 rw	x	
max_component_id	2 rw	x	The values 0 to 3 indicate that 1 to 4 different video components are currently being decoded. See section A.14.2.
Nf	8 rw	×	During JPEG operation this register holds the parameter Nf (number of image components in frame).
blocks_h_0 blocks_h_1	2 rw	x	For each of the 4 colour components the registers blocks_h_n and blocks_v_n hold the number of blocks horizontally and vertically in a macroblock for the colour component with component ID n.
blocks_h_2 blocks_h_3			See section A.14.2
blocks_v_0 blocks_v_1	2 rw	x	
blocks_v_2 blocks_v_3			
tq_0 tq_1	2 rw	x	The two bit value held by the register tq_n describes which inverse Quantisation table is to be used when decoding data with component ID n .
tq_2			
tq_3			

Table A.14.2 video demux picture construction registers (contd)



		1	
Register Name	Size/Dir.	Reset State	Description
dc_huff_0 dc_huff_1 dc_huff_2	rw		The two bit value held by the register dc_huff_n describes which Huffman decoding table is to be used when decoding the DC coefficients of data with component ID n.
dc_huff_3 ac_huff_0 ac_huff_1 ac_huff_2	2 rw	·	Similarly ac_huff_n describes the table to be used when decoding AC coefficients. Baseline JPEG requires up to two Huffman tables per scan. The only tables implemented are 0 and 1.
ac_huff_3 dc_bits_0[15:0] dc_bits_1[15:0] ac_bits_0[15:0]	8 rw 8		Each of these is a table of 16, eight bit values. They provide the BITS information (see JPEG Huffman table specification) which form part of the description of two DC and two AC Huffman tables.
ac_bits_1[15:0] dc_huffval_0[11:0]	rw 8		See section A.14.3.1 . Each of these is a table of 12, eight bit values. They provide the
dc_huffval_1[1:0]	rw		HUFFVAL information (see JPEG Huffman table specification) which form part of the description of two AC Huffman tables. See section A.14.3.1.
ac_huffval_0(161:0) ac_huffval_1(161:0)	8 rw		Each of these is a table of 162, eight bit values. They provide the HUFFVAL information (see JPEG Huffman table specification) which form part of the description of two DC Huffman tables. See section A.14.3.1.
dc_zssss_0 dc_zssss_1	8 rw		These 8 bit registers hold values that are "special cased" to accelerate the decoding of certain frequency used JPEG VLCs.
ac_eob_0 ac_eob_1	8 rw		dc_ssss - magnitude of DC coefficient is 0. ac_eob - end of block ac_zrl - run of 16 zeros
ac_zrl_0 ac_zrl_1	8 rw		

Table A.14.3 Video demux Huffman table registers



Register Name	Size/Dir.	Reset State	Description
buffer_size	10 rw		This register is loaded when decoding MPEG data with a value indicating the size of VBV buffer required in an ideal decoder. This value is not used by the decoder chips. However, the value it holds may be useful to user software when configuring the coded data buffer size and to determine whether the decoder is capable of decoding a particular MPEG data file.
pel_aspect	4 rw		This register is loaded when decoding MPEG data with a value indicating the pel aspect ratio. The value is a 4 bit integer that is used as an index into a table defined by MPEG. See the MPEG standard for a definition of this table.
			This value is not used by the decoder chips. However, the value it holds may be useful to user software when configuring a display or output device.
bit_rate	4 rw		This register is loaded when decoding MPEG data with a value indicating the coded data rate. See the MPEG standard for a definition of this value. This value is not used by the decoder chips. However, the value it holds may be useful to user software when configuring the decoder start-up registers.
pic_rate	4 rw		This register is loaded when decoding MPEG data with a value indicating the picture rate. See the MPEG standard for a definition of this value. This value is not used by the decoder chips. However, the value it holds may be useful to user software when configuring a display or output device.
Constrained	1 rw		This register is loaded when decoding MPEG data to indicate if the coded data meets MPEG's constrained parameters. See the MPEG standard for a definition of this flag. This value is not used by the decoder chips. However, the value it holds may be useful to user software to determine whether the decoder is capable of decoding a particular MPEG data file.



Register Name			Description								
	Size/Dir.	Resel State									
picture_type	2 rw		During MPEG operation this register holds the picture type of the picture being decoded.								
h_261_pic_type	8 .rw		This register is loaded when decoding H.261 data. It holds information about the picture format.								
·			7	6	5	4	3	2	1	0	
			f	f	s	d	f	d	f.	f	
		:	Flags:								
			s - Split Screen Indicator								
·			d - Document Camera								
			r - Freeze Picture Release								
			This value is not used by the decoder chips. However, the information should be used when configuring horiz_pels, vert_pels and the display or output device.								
broken_closed	2		During MPEG operation this register holds the broken_link and closed_gap information for the group of pictures being decoded.								
	rw							ded.			
			7 6 5 4 3 2 1 0 r r r r r c b								
Tabl	0.0.14.4.6		Flags: C – closed_gap								

Table A.14.4 Other Video Demux registers (contd)



							
Register Name	Ģ.	State	Description				
	Size/Dir.	Reset State					
Prediction_mode	5		During MDEC and U 361 apprehing this position holds the				
Frediction_mode			During MPEG and H.261 operation this register holds the current value of prediction mode.				
	ſW						
			7 6 5 4 3 2 1 0				
			rrhyxbf				
			Flags:				
			h - enable H.261 loop filter				
ï		ŀ	y - reset backward vector prediction.				
vbv_delay	16		This register is loaded when decoding MPEF data with a value indicating the minimum start-up delay before decoding should start				
	rw		See the MPEG standard for a definition of this value.				
			This value is not used by the decoder chips. However, the value it				
,			holds may be useful to user software when configuring the decoder				
pic_number	8		Start-up registers. This register holds the picture gumber for the picture at the picture of th				
pic_nameer	rw		This register holds the picture number for the pictures that is currently being decoded by the Video Demux. This number was generated by the start code detector when this picture arrived there.				
	<u> </u>		See Table A.11.2 for a description of the picture number.				
dummy_last_picture	1	0	These registers are also visible at the top level. See Table A.14.1				
	_rw						
field_info	1	0	·				
	rw		·				
continue	1	0	·				
	rw						
rom_revision	8						
	rw						
coding_standard	2		This register is loaded by the CODING_STANDARD Token to configure				
	ro .		the Video Demux's mode of operation				
			See section A.21.1.				
· · · · · · · · · · · · · · · · · · ·	A 4 4 4						

Table A.14.4 Other Video Demux registers (contd)



Register name	Size/Dir.	Reset State	Description .		
restart_interval	8		This register is loaded when decoding JPEG data with a value indicating the minimum start-up delay before decoding should start.		
	rw		See the MPEG standard for a definition of this value.		

Table A.14.4 Other Video Demux registers (contd)

Register	Token	standard	comment
component_name_n	COMPONENT_NAME	JPEG	in coded data.
		MPEG	not used in standard
		H.261	
horiz_pels	HORIZONAL_SIZE	MPEG	in coded data.
vert_pels		JPEG	
	VERTICAL_SIZE	H.261	automatically derived from picture type.
horiz_macroblocks	HORIZONTAL_MBS	MPEG	control software must derive from horizontal and vertical
vert_macroblocks	VERTICAL_MBS		picture size
		JPEG	
·		H.261	automatically derived from picture type
max_h	DEFINE_MAX_SAMPLING	MPEG	control software must configure.
max_v			_
			Sampling structure is fixed by standard.
		JPEG	in coded data.
		H.261	automatically configured for 4:2:0 video.

Table A.14.5 register to Token cross reference



max_component_id	MAX_COMP_ID	MPEG	control software must configure. Sampling structure is fixed by standard.
		JPEG	in coded data
		H.261	automatically configured for 4:2:0 video.
tq_0	JPEG_TABLE_SELECT	JPEG	in coded data.
tq_1		MPEG	not used in standard.
tq_2 tq_3		H.261	
blocks_h_0 blocks_h_1 blocks_h_2	DEFINE_SAMPLING	MPEG	control software must configure sampling structure is fixed by standard.
blocks_h_3		JPEG	in coded data.
blocks_v_0		H.261	automatically configured for 4:2:0
blocks_v_1			video.
blocks_v_2			
blocks_v_3	·		
dc_huff_0	in scan header data	JPEG	in coded data.
dc_huff_1	MPEG_DCH_TABLE	MPEG	control software must configure
dc_huff_2	·	H.261	not used in standard.
dc_huff_3		·	
ac_huff_0	in scan header data	JPEG	in coded data.
ac_huff_1		MPEG	not used in standard.
ac_huff_2		H.261	
ac_huff_3			

Table a. 14.5 Register to Token cross reference (contd)

		C	0	P	Y
--	--	---	---	---	---

<u> </u>	<u>30</u>	<u> </u>	· · · · · · · · · · · · · · · · · · ·
Register	Token	standard	comment
dc_bits_0[15:0]	in DATA Token following	JPEG	in coded data.
dc_bits_1[15:0]	DHT_MARKER Token		
dc_huffval_0[11:0]		MPEG	control software must configure.
dc_huffval_1[11:0]	•	H.261	not used in standard
dc_zssss_0			
dc_zssss_1			
ac_bits_0[15:0]	in DATA Token following	JPEG	in coded data.
ac_bits-1[15:0]	DHT_MARKER Token		
· · ·		MPEG	not used in standard.
ac_huffval_0[161:0]		H.261	
ac_huffval_1[161:0]			
ac_eob_0			
ac_eob_1			
ac_zrl_0	e e		
ac_zrl_1			
buffer_size	VBV_BUFFER_SIZE	MPEG	in coded data.
		JPEG	not used in standard.
	·	H.261	
pel_aspect	PEL_ASPECT	MPEG	in coded data.
		JPEG	not used in standard.
1	DIT DATE	H.261	in coded data.
bit _rate	BIT_RATE	MPEG JPEG	not used in standard.
·		H.261	not used in standard.
pic_rate	PICTURE_RATE	MPEG	in coded data.
F		JPEG	not used in standard.
		H.261	
constrained	CONSTRAINED	MPEG	in coded data.
		JPEG	not used in standard.
	:	H.261	,
picture_type	PICTURE_TYPE	MPEG	in coded data.
·		JPEG	not used in standard
		H.261	1
L Tab	le Δ 14.5 Register to	Tokon oron	

Table A 14.5 Register to Token cross reference



broken_closed	BROKEN_CLOSED	MPEG	in coded data.
		JPEG	not used in standard.
	··	H.261	
prediction_mode	PREDICTION_MODE	MPEG	in coded data
		JPEG	not used in standard
		H.261	-
h_261_pic_type	PICTURE_TYPE	MPEG	not relevant
	(when standard is H.261)	JPEG	
		H.261	in coded data.
vbv_delay	VBV_DELAY	MPEG	in coded data.
		JPEG	not used in standard.
		H.261	
pic_number	Carried by:	MPEG	Generated by start code detector.
	PICTURE_START	JPEG	detector.
		H.261	
coding_standard	CODING_STANDARD	MPEG	configured in start code by control software detector.
		JPEG	
		H.261	

Table A.14.5 Register to Token cross reference (contd)

A.14.2 Picture structure

In the present invention, picture dimensions are described to the Spatial

Decoder in 2 different units: pixels and macroblocks. JPEG and MPEG both communicate picture dimensions in pixels. Communicating the dimensions in pixels determine the area of the buffer that contains the valid data; this may be smaller than the total buffer size. Communicating dimensions in macroblocks determines the size of buffer required by the decoder. The macroblock dimensions must be derived by the user from the pixel



dimensions. The Spatial Decoder registers associated with this information are: horiz_pels, vert_pels, horiz_macroblocks and vert macroblocks.

The Spatial Decoder registers, blocks_h_n, blocks_v_n,

max_h, max_v and max_component_id specify the composition
of the macroblocks (minimum coding units in JPEG). Each is
a 2 bit register than can hold values in the range 0 to 3.
All except max_component_id specify a block count of 1 to
4. For example, if register max_h holds 1, then a

macroblock is two blocks wide. Similarly, max_component_id
specifies the number of different color components
involved.

	2:1:1	4:2:2	4:2:0	1:1:1
max_h	1	1	1	
max_v	0	1	1	
max_component_id	2	2		0
blocks_h_0	1	1	4	
blocks_h_1	0	<u>'</u>		0
blocks_h_2	0	0	0	0
blocks_h_3	<u> </u>	<u> </u>		. 0
blocks_v_0	0		X	X
blocks_v_1	0			0
blocks_v_2	0		0	0
blocks_v_3	<u>U</u>		0	0
	X	X	X	X

Table A.14.6 Configuration for various macroblock formats

305

DATA and DHT_MARKER Tokens to the input of the Spatial Decoder while the Spatial Decoder is configured for JPEG operation. This mechanism can be used for configuring the DC coefficient Huffman tables required for MPEG operation, however, the coding standard of the Spatial Decoder must be set to JPEG while the tables are down loaded.

5

	7	_	<u> </u>		1				Talan Nama	T	
E	7	6	5	4	3	2	1	0	Token Name		
1	0	0	0	1	0	1	0	1	CODING_STANDARD		
0	0	0	0	0	0	0	0	1	1 = JPEG		
0	0	0	0	1	1	1	0	0	DHT_MARKER		
1	0	0	0	0	0	1	×	х	DATA		
1	t	t	t	t	t	t	t	t	Tn Value indicating which Huffman table is to be loaded. JPEG allows 4 tables to be downloaded. Values 0x00 and 0x01 specify DC coefficient coding tables 0 and 1. Values 0x10 and 0x11 specifies AC coefficient coding tables 0 and 1.		
1	n	n	n	n	n	n	n	n	Li- 16 words carrying BITS information		Token.
) Mo	휼
1	n	n	n	n	n	n	n	n		to al	a Si
1	n	n	n	n	n	n	n	n	Vij- Words carrying HUFFVAL	ated	ᇣ
				:					information (the number of words	ebe.	ğ
е	n	n	n	n	n	n	n	n	depends on the number of different symbols). e - the extension bit will be 0 if this is the end of the DATA Token or 1 if another table description is contained in the same DATA Token.	This sequence can be repeated to allow	several tables to be described in a single Token

Table A.14.7 Huffman table configuration via Tokens

Addr.	8តំ		
(hex)	num.	Register Name	Page reference
0x20	7:5	notused	
	4:0	page_start_length(4:0)	<u> </u>
0x21	7:4	notused	
	3:0	read_cycle_length(3:0)	
0x22	7:4	not used	
	3:0	write_cycle_length(3:0)	<u>!</u>
Cx23	7:4	not used	
	3:0	refresh_cycle_length[3:0]	
0x24	7:4	not used	
	3:0	CAS_falling[3:0]	
0×25	7:4	not used	<u> </u>
	3:0	RAS_falling[3:0]	
0x26	7:1	not used	
	0	Interface_timing_access	
0x27	7:0	not used	
0x28	7:6	RAS_strength[2:0]	
	5:3	OEWE_strength(3:0)	
	2:0	DRAM_data_strength(3:0)	
0x29	7	not used	
	6:4	DRAM_addr_strengtn(3:0)	
	3:1	CAS_strength(3:0)	
Γ	0	RAS_strength(3)	

Table A.17.9 DRAM interface configuration registers



Signal Name		Signal Name	Pin	Signal Name	Pin	Signal Name	
ORAM_addr(4)	195	data(2)	143	V00	91	DRAM_data(19	
v00	194	nc	142	out_data(6)	90	CRAM_data(20	
DRAM_acdr(5)	193	data(1)	141	out_data(7)	89	l re	37
DRAM_acdr(6)	192	data(0)	140	ne	. 88	I GNO	
nc	191	nc	139	out_extn	87	CRAM_data(21)	36
GNO '	190	V00	138	GND	86	nc nc	
DRAM_addr[7]	189	addr[7]	137	DRAM_data(0)			34
DRAM_addr(8)	188	addr(6)	136	DRAM_data(1)		DRAM_data(22)	33
V00	187	addr(5)	135	DRAM_data[2]		1 20	35
DRAM_addr(9)	186	GND	134		83	CPAM_data(23)	31
nc	185	addr(4)	133	V00	82	DRAM_data(24)	OC
DRAM_addr(10)	184	addr(3)	132	DRAM_data[3]	81	ne	29
GND	183	addr(2)		nc	80	GND	28
nc	182	addr(1)	131	DRAM_data[4]	79	DRAM_cata(25)	27
VOD	181	<u>. </u>	130	GND	78	ne	25
test pin	180	V00	129	nc ·	77	DRAM_data(25)	25
test pin	179	addr(0)	128	DRAM_data(5)	76	ne .	54
test pin		enable(0)	127	nc .	75	Yoo	23
decoder_clock	178	enable(1)	126	DRAM_cata(6)	74	DRAM_data(27)	22
nc .	177	~	125	v00	73	πc	21
GND	176	GND	124	DRAM_data[7]	72	DRAM_data(28)	20
	175	test pin	123	nc	71	DRAM_data[29]	19
n_extn	174	test pin	122	[8]sist_MARG	70	GND	18
n_data(8)	173	trst	121	GND	69	DRAM_data(30	17
n_data[7]	172	tdo	120	DRAM_data(9)	68	ne	15
n_data(6)	171	nc	119	nc	67	DRAM_data(31)	15
<u>,00</u>	170	V00	118	DRAM_data[10]	66	Y20	14
n_data(5)	169	tms	117	V00	65	nc	13
7_data(4)	168	tđi	116	nc	54	WE	12
n_cata(3)	167	tck	115	DRAM_data(11)	63		1
-cata(2)	166	test pin	114	nc	62	nc I	0
IND	165	GND	113	DRAM_cata[12]	61	GNO 9	
_data[1]	154	ORAM_enable	112	GND	60 8	CAS(0) 3	
_cata(0)	163	lest pin	111	DRAM_sata[13]		7	
_vaid	162	est pin	110	nc		A5(1) 6	
accept	161 1	est pin	109	DRAM_data(14)		co \$	

Table A.17.3 Temporal Decoder Pin Assignments (contd)

Signal Name	Pin	Signal Name	Pin	Signal Name	Pin	Signal Name	Pic
reset	160	nc	108	v00	56	CAS(2)	<i>-</i>
VD0	159	nc	107	ne	55	nc	
nc 	158	nc	106	ne	54	CAS(3)	 _
nc	157	nc	105	nc	53	nc	

Table A.17.3 Temporal Decoder Pin
Assignments (contd)

A.17.1.1 "nc" no connect pins

The pins labelled nc in Table A.17.3 are not currently used in the present invention and are reserved for future products. These pins should be left unconnected. They should not be connected to V_{DD} , GND, each other or any other signal.

A.17.1.2 V_{DD} and GND pins

As will be appreciated all the V_{DD} and GND pins provided must be connected to the appropriate power supply. The device will not operate correctly unless all the V_{DD} and GND pins are correctly used.

A.17.1.3 Test pin connections for normal operation

Nine pins on the Temporal Decoder are reserved for internal test use.

Pin number	Connection
	Connect to GND for normal operation
	Connect to V _{DD} for normal operation
	Leave Open Circuit for normal operation

Table A.17.4 Default test pin connections



and this ensures that other decoder chips (such as the Temporal Decoder) are correctly configured. A.14.4.3 MPEG Huffman tables

The majority of the Huffman coding tables required to decode MPEG are held in ROMs within the Spatial Decoder (again, in the parser state machine) and, thus, require no user intervention. The exceptions are the tables required for decoding the DC coefficients of Intral macroblocks. Two tables are required, one for chroma the other for luma.

These must be configured by user software before decoding 10 begins.

Macroblock construction	CIF /			T
	QCIF	picture construction	CIF	QCIF
max_h	1	horiz_pels	352	176
max_v	1	vert_pels	288	
max_component_id	2	horiz_macroblocks	22	144
blocks_h_0	1	vert_macroblocks	18	11
blocks_h_1	0		10	9
blocks_h_2	0			
blocks_v_0	1			
blocks_v_1	0			
blocks_v_2	0			

Table A.14.8 Automatic settings for H.261

Table A.14.10 shows the sequence of Tokens required to configure the DC coefficient Huffman tables within the Spatial Decoder. Alternatively, the same results can be 15 obtained by writing this information to registers via the MPI.

The registers dc_huff_n control which DC coefficient Huffman tables are used with each color component.



A.14.9 shows how they should be configured for MPEG operation. This can be done directly via the MPI or by using the MPEG_DCH_TABLE Token.

dc_huff_0	0
dc_huff_1	1
dc_huff_2	1
dc_huff_3	x

Table A.14.9 MPEG DC Huffman table selection via MPI

E	(7:0)	Token Name
1.1	0x15	CODING_STANDARD
0	0x01	1 = JPEG
0	0x1C	DHT_MARKER
1	0X04	DATA (could be any colour component. 0 is used in the example)
1	0X00	0 indicates that this Huffman table is DC coefficient coding table 0

Table A.14.10 MPEG DC Huffman table configuration



E	(7:0)	Token Name		
1	0x00	16 words carrying BITS information a total of 9		
1	0x02			
1	0x03	different VLCs:		
1	0x01	2,2 bit codes		
1	0x01			
1	0x01	3,3 bit codes		
1	0x01	1,4 bit codes		
1	0x00	1,4 bit codes		
1	0x00	1,5 bit codes		
1	0x00	1.6 hit codes		
1	0x00	1,6 bit codes		
1	0x00	1,7 bit codes		
1	0x00			
1	0x00	If configuring via the MPI rather than with Tokens these		
1	0x00	values would be written into the dc_bits_0[15:0] registers.		
1	0x00			
1	0x01	9 words carrying HUFFVAL information		
1	0x02	If configuring via the MPI rather than with tokens these		
1	0x00	values would be written into the dc_huffval_0[11:0]		
1	0x03	registers.		
1	0x04	registers.		
1	0x05			
1	0x06			
1	0x07			
0	0x08			

Table A.14.10 MPEG DC Huffman table configuration (contd)



E	(7.0)	Token Name	
0	0x1C	DHT_MARKER	
1	0x04	DATA (could be any colour component, 0 is used in this example)	
1	0x01	1 indicates that this Huffman table is DC coefficient coding table 1	
1	0x00	16 words carrying BITS information describing a total of 9	
1	0x03		
1	0x01	different VLCs:	
1	0x01	3, 2 bit codes	
1	0x01		
1	0x01	1, 3 bit codes	
1	0x01	1, 4 bit codes	
1	0x01	1, 4 bit codes	
1	0x00	1, 5 bit codes	
1	0x00		
1	0x00	1, 6 bit codes	
1 .	0x00	1, 7 bit codes	
. 1	0x00	, , , , , , ,	
1	0x00	1, 8 bit codes	
1	0x00	If configuring via the MPI rather than with Tokens these values would be	
1	0x00	written into the dc_bits_1[15:0] registers.	
1	0x00	9 words carrying HUFFVAL information	
1	0x01	,	
1	0x02	If configuring via the MPI rather than with Tokens these values	
1	0x03	would be	
1	0x04		
1	0x05	written into the dc_huffval_1[11:0] registers.	
1	0x06		
1	0x07		
1	0x08	MDSO DOU TABLE	
1	0x04	MPEG_DCH_TABLE	
0	0x00	Configure so table 0 is used for component 0	
1	0x05	MPEG_DCH_TABLE	
0	0x01	Configure so table 1 is used for component 1	
1	0x06	MPEG_DCH_TABLE	
0	0x01	Configure so table 1 is used for component 2	

Table A.14.10 MPEG DC Huffman table configuration (contd)



E	(7:0)	Token Name
1	0x15	CODING_STANDARD
0	0x02	
<u> </u>	L	2 = JPEG

Table A.14.10 MPEG DC Huffman table configuration (contd)

A.14.4.4 MPEG Picture structure

10

15

20

The macroblock construction defined for MPEG is the same as that used by H.261. The picture dimensions are encoded in the coded data.

For standard 4:2:0 operation, the macroblock characteristics should be configured as indicated in Table A.14.8. This can be done either by writing to the registers as indicated or by applying the equivalent Tokens (see Table A.14.5) to the input of the Spatial Decoder.

The approach taken to configure picture dimensions will depend upon the application. If the picture format is known before decoding starts, then the picture construction registers listed in Table A.14.8 can be initialized with appropriate values. Alternatively, the picture dimensions can be decoded from the coded data and used to configure the Spatial Decoder. In this case the user must service the parser error ERR_MPEG_SEQUENCE, see A.14.8, "Changes at the MPEG sequence layer".



huffman_error			Description
[2]	[1]	[0]	
0	0	0	No error. This error should not occur during normal operation.
x	0	1	Failed to find terminal code in VLC within 16
x	1	0	Found serial data when Token expected.
x	1	1	Found Token when serial data expected.
1	x	×	Information describing more than 64 coefficients for a single block was decoded indicating a bitstream error. The block output by the Video Demux will contain only 64

Table A.14.11 Huffman error codes

parser_error_code(7:0)	. Description	
0x00	ERR_NO_ERROR	
	No Parser error has occured, this event should not occur during	
0x10	ERR_EXTENSION_TOKEN	
	An EXTENSION_DATA Token has been detected by the Parser. The detection of this Token should precede a DATA Token that contains the extension data. See A 14.6 on page 148.	
0x11	ERR_EXTENSION_DATA	
	Following the detection of an EXTENSION_DATA Token, a DATA Token containing the extension data has been detected. See A.14.6 on page 148	
0x12	ERR_USER_TOKEN	
	A USER_DATA Token has been detected by the Parser. The detection of this Token should preceed a DATA Token that contains the user data. See A.14.6 on page 148	
0x13	ERR_USER_DATA	
	Following the detection of a USER_DATA Token, a DATA Token containing the user data has been detected. See A.14.6 on page 148	
0x20	ERR_PSPARE	
	H.261 PSARE information has been detected see A.14.7 on page 149.	

Table A.14.12 Parser error codes (Sheet 1 of 5)



0x21	ERR_GSPARE
	H.261 GSARE information has been detected see A.14.7 on page 149.
0x22	ERR_PTYPE
	The value of the H.261 picture type has changed. The register h_261_pic_type can be inspected to see what the new value is.
0×30	ERR_JPEG_FRAME
0x31	ERR_JPEG_FRAME_LAST
0x32	ERR_JPEG_SCAN
	Picture size or Ns changed
0x33	ERR_JPEG_SCAN_COMP
	Component Change!
0x34	ERR_DNL_MARKER
0x40	ERR_MPEG_SEQUENCE
	One of the parameters communicated in the MPEG sequence layer has changed. See A.14.8 on page 150.
0x41	ERR_EXTRA_PICTURE
	MPEG extra_information_picture has been detected see A.14.7 on page 149.
0x42	ERR_EXTRA_SLICE
	MPEG extra_information_slice has been detected see A.14.7 on page 149.
0x43	ERR_VBV_DELAY
	The VBV_DELAY parameter for the first picture in a new MPEG video
	sequence has been detected by the Video Demux. The new value of delay is
	available in the register vbv_delay. The first picture of a new sequence is
	defined as the first picture after a sequence end.FLUSH or reset.
0x80	ERR_SHORT_TOKEN
	An incorrectly formed Token has been detected. This error should not occur
· ·=	during normal operation.

Table A.14.12 Parser error codes (Sheet 2 of 5)



Parser_error_code (7:0)	318 Description	
	Description	
0x90	ERR_H261_PIC_END_UNEXPECTED	
	During H.261 operation the end of a picture has been encountered at an	
	unexpected position. This is likely to indicate an error in the coded data.	
0x91	ERR_GN_BACKUP	
i		
	During H.261 operation a group of blocks has been encountered with a group	
	number less than that expected. This is likely to indicate an error in the coded	
0×92	ERR_GN_SKIP_GOB	
	During H.261 operation a group of blocks has been encountered with a group	
	number	
0xA0	EDD NDAGE TAD	
UXAU	ERR_NBASE_TAB	
	During JPEG operation there has been an attempt to down load a Huffman tab	
	that is not supported by baseline JPEG (baseline JPEG only supports tables 0	
	and 1 for entropy coding).	
0xA1	ERR_QUANT_PRECISION	
	During JPEG operation there has been an attempt to down load a quantisation	
	table	
	that is not supported by baseline JPEG (baseline JPEG only supports 8 bit	
0xA2	ERR_SAMPLE_PRECISION	
	During JPEG operation there has been an attempt to specify a sample precision	
	greater than that supported by baseline JPEG (baseline JPEG only supports 8	
0xA3	ERR_NBASE_SCAN	
	One or more of the JPEG scan header parameters Ss, Se, Ah and Al is set to a	
	value not	
	supported by baseline IDEC (indicating an atral selection of	
0xA4	supported by baseline JPEG (indicating spectral selection and/or successive	
UXA4	ERR_UNEXPECTED_DNL	
	During JPEG operation a DNL marker has been encountered in a scan that is	
	not the first scan in a frame.	
0xA5	ERR_EOS_UNEXPECTED	
	During JPEG operation an EOS marker has been encountered in an encountered	
	During JPEG operation an EOS marker has been encountered in an unexpected place.	
	pidoc.	

Table A.14.12 Parser error codes (Sheet 3 of 5)



Parser_code_error (7:0)	Description
0xA6	ERR_RESTART_SKIP
	During JPEG operation a restart marker has been encountered either in an
	unexpected
	place or the value of the restart marker is unexpected. If a restart marker is
	not found when one is expected the Huffman event "Found serial data when
0xB0	ERR_SKIP_INTRA
	During MPEG operation, a macro block with a macro block address increment
	greater than 1 has been found within an intra(1) picture. This is illegal and
0.04	probably indicates a bitstream error.
0xB1	ERR_SKIP_DINTRA
	During MPEG operation, a macro block with a macro block address increment
	greater than 1 has been found within an DC only (D) picture. This is illegal
	and probably indicates a bitstream error.
0xB2	ERR_BAD_MARKER
	During MPEG operation, a marker bit did not have the expected value. This
	probably indicates a bitstream error.
0xB3	ERR_D_MBTYPE
	During MPEG operation, within a DC only (D) picture, a macroblock was found
	with a macroblock type other than 1. This is illegal and probably indicates a
0xB4	ERR_D_MBEND
	During MPEG operation, within a DC only (D) picture, a macroblock was found
	with 0 in it's end of macroblock bit. This is illegal and probably indicates a
0xB5	ERR_SVP_BACKUP
	During MPEG operation, a slice has been encountered with a slice vertical
	position less
0xB6	ERR_SVP_SKIP_ROWS
	During MPEG operation, a slice has been encountered with a slice vertical
	position greater than that expected. This is likely to indicate an error in the
0xB7	ERR_FST_MBA_BACKUP
	During MPEG operation, a macroblock has been encountered with a macro
	block address less than that expected. This is likely to indicate an error in the

Table A.14.12 Parser error codes (Sheet 4 of 5)



Parser_error_code(7:0)	Description		
0xB8	ERR_FST_MBA_SKIP		
	·.		
	During MPEG operation, a macroblock has been encountered with a macro		
,	block address greater than that expected. This is likely to indicate an error in		
0xB9	ERR_PICTURE_END_UNEXPECTED		
	During MPEG operation, s PICTURE_END Token has been encountered in		
	an unexpected place. This is likely to indicate an error in the coded data.		
0xE0 0xEF	Errors reserved for internal test programs		
0xE0	ERR_TST_PROGRAM		
	Mysteriously arrived in the test program.		
0xE1	ERR_NO_PROGRAM		
	If the test program is not compiled in		
0xE2	ERR_TST_END		
	End of Test		
0xF00xFF	Reserved errors		
0xF0	ERR_UCODE_ADDR		
	fell off the end of the world		
0xF1	ERR_NOT IMPLEMENTED		

Table A.14.12 Parser error codes (Sheet 5 of 5)

Each standard uses a different sub-set of the defined Parser error codes.

Token Name	MPEG	JPEG	H.261
ERR NO ERROR	1	1	1
ERR_EXTENSION_TOKEN	. 1	1	
ERR_EXTENSION_DATA	1	1	
ERR_USER_TOKEN	1	✓	
ERR_USER_DATA	1	1	
ERR_PSPARE			1
ERR_GSPARE			1
ERR_PTYPE			1
ERR_JPEG_FRAME		1	
ERR_JPEG_FRAME_LAST		1	
ERR_JPEG_SCAN		1	

Table A.14.13 Parser error codes and the different standards

Token Name	MPEG	JPEG	H.251
ERR_JPEG_SCAN_COMP.		1	
ERR_DNL_MARKER		1	
ERR_MPEG_SEQUENCE	1		
ERR_EXTRA_PICTURE	1		
ERR_EXTRA_SLICE	1		
ERR_VBV_DELAY	1		
ERR_SHORT_TOKEN	1	1	1
ERR_H261_PIC_END_UNEXPECTED			1
ERR_GN_BACKUP			✓
ERR_GN_SKIP_GOB			✓
ERR_NBASE_TAB		1	
ERR_QUANT_PRECISION		1	
ERR_SAMPLE_PRECISION		1	
ERR_NBASE_SCAN		1	
ERR_UNEXPECTED_DNL		1	
ERR_EOS_UNEXPECTED		1	
ERR_RESTART_SKIP		1	
ERR_SKIP_INTRA	1		
ERR_SKIP_DINTRA	1		
ERR_BAD_MARKER	✓		
ERR_D_MBTYPE	y		
ERR_D_MBEND	>		
ERR_SVP_BACKUP	>		
ERR_SVP_SKIP_ROWS	1		
ERR_FST_MBA_BACKUP	1		
ERR_FST_MBA_SKIP	4 .		
ERR_PICTURE_END_UNEXPECTED	y		
ERR_TST_PROGRAM	1	1	1
ERR_NO_PROGRAM	1	J	1
ERR_TST_END	1	1	✓
ERR_UCODE_ADDR	1	1	1
ERR_NOT_IMPLEMENTED	1	1	✓

Table A.14.13 Parser error codes and the different standards (cont'd)



A.17.1 Temporal Decoder Signals

Signal Name	1/0	Pin Number	Description		
in_data[8:0]	1	173, 172, 171, 169, 168, 167, 166, 164, 163	Input Port. This is a standard two wire		
in_extn	 	174	interface normally connected to the		
in_valid		162	Output Port of the Spatial Decoder. See sections A.4 and A.181		
in_accept	0	161	2 CCC SCOROTIS A. 4 and A. 101		
enable [1:0]	1	126, 127	Micro Processor Interface (MPI)		
	1	125			
addr[7:0]	1	137, 136, 135, 133, 132, 131, 130, 128	7		
data[7:0]	0	152, 151, 149, 147, 145, 143, 141, 140	See A.6.1. on page 69		
irq	0	154	7		
DRAM_data[31:0]	1/0	15, 17, 19, 20, 22, 25, 27, 30, 31, 33, 35,	DRAM Interface.		
		38, 39, 42, 44, 47, 49, 57, 59, 61, 63, 66			
		68, 70, 72, 74, 76, 79, 81, 83, 84, 85			
			See section A.5.2		
DRAM_addr[10:0]	0	184, 186, 188, 189, 192, 193, 195, 197,			
		199, 200, 203			
RAS	0	11			
<u>CAS</u> [3:0]	0	2, 4, 6, 8	-		
\overline{WE}	0	12			
\overline{OE}	0	204			
DRAM_enable	. 1	. 112			
out_data[7:0]	0	89, 90, 92, 93, 94, 95, 97, 98	Output Port. this is a standard two		
out_extn	0	87	wire interface.		
out_valid	0	99			
out_accept	1	100	See sections A.4		
tck		115	JTAG port.		
tdi	1	116			
tdo	0	120	See section A.8		
tms	-	117			
trst	ı	121			
decoder_clock	1	177	The main decoder clock. See Table		
reset	1	160	Reset.		

Table A.17.1 Temporal Decoder signals (contd)



Signal Name	1/0	Pin Num.	Description
tph0ish	1	122	If override = 1 then tph0ish and tph1ish are inputs for
tph1ish	ī	123	the on-chip two phase clock.
override	ı	110	For normal operation set override = 0. tph0ish and tph1ish are ignored (so connect to GND or VDD).
chiptest	ı	111	Set chiptest = 0 for normal operation.
tloop	1	114	Connect to GND or VDD during normal operation.
ramtest	1	109	If ramtest = 1 test of the on-chip RAMs is enabled.
			Set ramtest = 0 for normal operation.
pliselect	I	178	If pllselect = 0 the on-chip phase locked loops are disabled.
ti	ı	180	Two clocks required by the DRAM interface during
tq	1	179	test operation.
pdout	0	207	These two pins are connections for an external filter
Pdin	1	206	for the phase lock loop.

Table A.17.2 Temporal Decoder Test signals

Signal Name	Pin	Signal Name	Pin	Signal Name	Pin	Signal Name	Pin
nc	208	nc	156	nc	104	nc	52
test pin	207	nc	155	nc	103	nc	51
test pin	206	irq	154	nc	102	nc	50
GND	205	nc	153	VDD	101	DRAM_data[15]	49
OE	204	data[7]	152	out_accept	100	nc	48
DRAM_addr[0]	203	data[6]	151	out_valid	99	DRAM_data[16]	47
VDD	202	nc	150	out_data[0]	98	nc	46
nc	201	data[5]	149	out_data[1]	97	GND	45
DRAM_addr[1]	200	nc	148	GND	96	DRAM_data[17]	44
DRAM_addr[2]	199	data[4]	147	out_data[2]	95	nc	43
GND	198	GND	146	out_data[3]	94	DRAM_data[18]	42
DRAM_addr[3]	197	data[3]	145	out_data[4]	93	VDD	41
nc	196	nc	144	out_data[5]	92	nc	40

Table A.17.3 Temporal Decoder Pin Assignments

342

A.17.1.4 - JTAG pins for normal operation

See Section A.8.1

Addr. (hex)	Register Name	See table
0x00 0x01	Interrupt service area	A.17.6
0x02 0x07	Not used	
0x08	Chip access	A.17.7
0x09 0x0F	Not used	
0x10	Picture sequencing	A.17.8
0x11 0x1F	Not used	
0x20 0x2E	DRAM interface configuration registers	A.17.9
0x2F 0x3F	Not used	
0x40 0x53	Buffer configuration	A.17.10
0x54 0x5F	Not used	
0x60 0xFF	Test registers	A.17.11

Table A.17.5 Overview of Temporal Decoder memory map

Addr.	Bit		
(hex)	num.	Register Name	Page references
0x00	7	chip_event	
	6:2	not used	
	1	chip_stopped_event	
	0	count_error_event	
0x01	7	chip_mask	
	6:2	not used	
	1	chip_stopped_mask	
	0	count_error_mask	

Table A.17.6 Interrupt service area registers



Addr. (hex)	Bit num.	Register Name	Page references
0x08	7:1	not used	
	0	chip_access	

Table A.17.7 Chip access register

Addr. (hex)	Bit num.	Register Name	Page references
0x10	7:1	not used	
	0	MPEG_reordering	

Table A.17.8 Picture sequencing

Addr.	Bit		
(hex)	num.	Register Name	Page references
0x20	7:5	not used	
	4:0	page_start_length(4:0)	
0x21	7:4	not used	
	3:0	read_cycle_length(3:0)	
0x22	7:4	not used	
	3:0	write_cycle_length(3:0)	
0x23	7:4	not used	
	3:0	refresh_cycle_length(3:0)	
0x24	7:4	not used	
	3:0	CAS_falling(3:0)	
0x25	7:4	not used	
	3:0	RAS_falling(3:0)	
0x26	7:1	not used	
	0	interface_timing_access	
0x27	7:0	not used	
0x28	7:6	RAS_strength(2:0)	
	5:3	OEWE_strength(3:0)	
	2:0	DRAM_data_strength(3:0)	
0x29	7	not used	
	6:4	DRAM_addr_strength(3:0)	
	3:1	CAS_strength(3:0)	
	0	RAS_strength(3)	

Table A.17.9 DRAM interface configuration registers



Addr. (hex)	Bit num.	Register Name	Page references
0x28	7	not used	
	6:4	DRAM_addr_strength[3:0]	
	3:1	CAS_strength[3:0]	
	0	RAS_strength[3]	
0x29	7:6	RAS_strength[2:0]	
	5:3	OEWE_strength[3:0]	
	2:0	DRAM_data_strength[3:0]	
• 0x2A	7:0	refresh_interval	
0x2B	7:0	not used	
0x2C	7:6	not used	
	5	DRAM_enable	
	4	no_refresh	
	3:2	row_address_bits[1:0]	
	1:0	DRAM_data_width[1:0]	
0x2D	7:0	not used	
0x2E	7:0	Test registers	

Table A.17.9 DRAM interface configuration registers (contd)

Addr.	Bit	Register Name	Page references
(hex)	num.		
0x40	7:0	not used	
0x41	7:2		
	1:0	picture_buffer_0[17:0]	
0x42	7:0		
0x43	7:0		
0x44	7:0	not used	
0x45	7:2		
	1:0	picture_buffer_1[17:0]	
0x46	7:0		
0x47	7:0		

Table A.17.10 Buffer configuration registers

Addr.	Bit	Register Name	Page references
(hex)	num.		
0x48	7:0	not used	
0x49	7:1		
		component_offset_0[16:0]	
0x4A	7:0		
0x4B	7:0		
0x4C	7:0	not used	
0x4D	7:1		
	0	component_offset_1[16:0]	
0x4E	7:0		
0x4F	7:0		
0x50	7:0	not used	
0x51	7:1		
	0	component_offset_2[16:0]	
0x52	7:0		
0x53	7:0		

Table A.17.10 Buffer configuration registers (contd)

Addr.	Bit	Register Name	Page references
(hex)	num.		
0x2E	7 4	PLL resistors	
	3 0		1
0x60	7 6	not used	
	5 4	coding_standard[1:0]	
	3 2	picture_type[1:0]	
	11	H261_filt	
	0	H261_s_f	
0x61	7 6	component_id	
	5 4	prediction_mode	
	3 0	max_sampling	
0x62	7 0	samp_h	
0x63	7 0	samp_v	

Table A.17.11 Test registers

347

Addr.	Bit	Register Name	Page references
(hex)	num.		
0x64	7 0	back_h	
0x65	7 0		
0x66	7 0	back_v	
0x67	7 0	·	
0x68	70	forw_h	
0x69	7 0		
0x6A	7 0	forw_v	
0x6B	7 0		· · · · · · · · · · · · · · · · · · ·
0x6C	7 0	width_in_mb	
0x6D	7 0		

Table A.17.11 Test registers (contd)

are approximately